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Technology scaling has long driven large growth in the electronics market.
With each successive technology generation, digital circuits become more power
and area efficient. The large performance increases realized for digital circuits
due to digital scaling have not translated to similar performance improve-
ments for analog circuits. First, noise-limited analog circuits are not capable
of leveraging the reduced parasitics of advanced processes, since capacitor sizes
are generally set by noise requirements. Second, analog circuit performance
is closely tied to the achievable device intrinsic gain, which degrades as pro-
cess sizes shrink. Reduced supply voltages further exacerbate this issue, as
the achievable gain per stage is limited by the number of devices that can be
stacked while maintaining all devices in saturation. Finally, process variation
increases with decreased feature sizes, so analog circuits have deal with in-
creased mismatch and wider variations in threshold voltages, increasing the
time required to design a circuit that is robust across process, voltage, and
viii
temperature (PVT) variation. This work seeks to address the limitations of
analog circuits in advanced technologies by leveraging digital techniques and
digital-like circuits that offer improved scalability. The first half of this dis-
sertation investigates replacing the traditional closed-loop residue amplifier
in a pipeline analog-to-digital converter (ADC) with an open loop dynamic
amplifier. Previous works incorporating dynamic amplifiers have struggled to
achieve large gains and have suffered from offset mismatch between the com-
parator and amplifier, which will only get worse in more advanced technologies.
We propose the usage of a residue amplifier that combines an integration stage,
to ensure low noise operation, with a positive feedback stage, to ensure high
gain and high speed operation. By utilizing this topology, the proposed ampli-
fier was the first dynamic amplifier to achieve a high gain of 32. Additionally,
the proposed amplifier can reuse existing comparator hardware in the ADC,
removing all offset mismatch between comparator and amplifier. Digital cal-
ibration techniques were applied to ensure a constant gain across PVT. The
next part of this dissertation tries to overcome the scaling challenges for noise-
limited ADCs with band-limited input signals. By leveraging digital filtering
techniques to generate a prediction of the band-limited signal, the conversion
can be limited to a range that is a fraction of the total ADC input range, allow-
ing for significant decreases in reference and comparator power consumption.
This work extends previous works by enabling accurate predictions for any
band-limited signal characteristic. Previous works only focused on accurate
predictions for low-activity signals. Finally, the large compute power enabled
ix
by modern technology scaling is leveraged to improve the design efficiency
of analog circuits. A new automated circuit sizing tool is proposed that can
achieve better performance than manual designs done by experts in a much
shorter amount of time. All of these techniques help to alleviate the power
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Technology scaling has enabled increased functional integration into
modern Systems on Chip (SOCs). Digital processors now commonly integrated
mixed-signal functionality for sensing and communication. While technology
scaling has significant benefits for digital circuits, reducing both the power
and area with each new technology generation, analog circuits do not obtain
the same benefits. First, for medium and high precision designs, the power
consumption is set by the noise requirements, which will not scale with tech-
nology. Further, designing high precision signal processing elements becomes
more difficult as technology scales. Traditional high precision signal processing
is done by applying negative feedback to ensure constant performance across
process, voltage, and temperature (PVT) variation. These techniques require
amplifiers with large gain in order to ensure adequate loop gain to maintain
high precision in the negative feedback loop. Device intrinsic gains generally
reduce as the device size shrinks, which limits the achievable gain from a single-
stage amplifier. Furthermore, reduced supply voltages in advanced processes
also limit the amount of cascoding that can be performed while maintaining
an adequate output swing. Both of these limitations imply more gain stages
are needed in order to achieve the necessary amplifier gain to support closed-
1
loop operation. These extra gain stages increase power consumption as well
as mismatch and noise. Our work seeks to address the scaling limitations of
noise-limited designs and the challenges of designing high precision op amps
for analog signal processing by leveraging digital techniques and more scaling-
friendly amplification topologies.
Pipeline analog-to-digital converters (ADCs) are an attractive option
for medium resolution (12-16 bits) and medium to high speeds (tens of Ms/s
to hundred of Ms/s). By splitting up a single high resolution conversion into
multiple pipelined lower-resolution conversions, the pipeline ADC can achieve
high sampling rates with only a linear increase in hardware complexity. The
main design challenge associated with modern pipeline ADCs is their require-
ment for precise gain between stages to ensure adequate dynamic range for
each pipeline sub-ADC. As mentioned above, precision gain is typically imple-
mented using closed-loop approaches with large amplifier gain requirements.
Previous work [17, 11] has sought to reduce the amplifier gain requirements by
utilizing open-loop amplifiers, reducing the gain requirement to match the de-
sired interstage gain in the pipeline ADC. In order to further reduce the residue
amplifier power consumption, dynamic amplifiers using integration have been
utilized. These amplifiers do not require any static power consumption, greatly
improving their power efficiency. Integrator-based amplifiers suffer from two
main limitations; the achievable gain is limited and the offset mismatch be-
tween the comparator and amplifier requires either large device sizes or addi-
tional hardware for offset calibration. Even in integrator-based designs that
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utilize special techniques to increase the achievable gain [24, 15], the maximum
achievable gain is limited to approximately 16. Our work seeks to increase the
achievable gain for dynamic amplifiers by cascading an integrator stage, to
achieve moderate gain and sufficient signal-to-noise ratio (SNR), with a posi-
tive feedback stage, to achieve high gain and high speed. A prototype 12-bit
pipelined ADC sampling at 10 Ms/s was fabricated in 130 nm CMOS tech-
nology to prove the feasibility of our residue amplification approach. To the
authors’ best knowledge, this is the first pipeline ADC to utilize positive feed-
back in the residue amplifier, and it is the first dynamic amplifier capable of
achieving a gain of 32. Our proposed residue amplifier also offers a simple
method to ensure there is no offset mismatch between the residue amplifier
and the sub-ADC comparator. The strongARM latch that is used as a com-
parator in many ADC designs already performs this cascaded integrator and
positive feedback operation. By stopping the comparator operation before its
outputs have fully resolved to supply and ground, the comparator can be uti-
lized as an analog amplifier. Sharing the strongARM latch between the residue
amplifier and the sub-ADC comparator ensures no offset mismatch is present.
Chapter 2 discusses the proposed residue amplifier and the proposed pipeline
ADC architecture in more detail.
Despite the impressive advantages of our proposed residue amplifier,
our first prototype suffered from two key limitations that limited the achiev-
able performance and robustness. First, unlike traditional closed-loop ampli-
fiers, our proposed residue amplifier’s outputs are not fully settled at the end
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of the amplification operation. Since the outputs are still changing when the
amplifier output is sampled, the output is sensitive to any jitter in the am-
plifier’s timing control. When utilizing positive feedback, this sensitivity is
increased even further, since the amplifier output increases exponentially with
time. The jitter present in the timing control loop of our first prototype limited
the ADC’s ENOB to 10.3 bits. Second, the amplifier gain varies across PVT
variation, a key disadvantage compared to closed-loop approaches. This sen-
sitivity is increased by the usage of positive feedback. In order to address the
jitter and gain variation, a simple timing control loop is proposed. The timing
control is simple and adds minimal jitter to the timing loop. The proposed
timing loop also automatically adjusts the amplification time for changing
integration time, thus significantly reducing the gain variation across PVT.
Finally, the timing control offers a simple control knob to further adjust the
amplification time; by sensing the gain in the digital domain and adjusting
the amplification time for constant gain, the loop can be closed in the digital
domain, which allows for high loop gains without the implementation complex-
ity of analog closed-loop solutions. The proposed timing control loop reduces
both the jitter-induced noise and power consumption of the timing loop from
the first prototype. The usage of a mixed-signal calibration loop also removes
the need for a fractional divider running at the sampling rate, which can be a
large source of power consumption for low-power ADCs. A second prototype
was fabricated in 130 nm CMOS, and measurement results showed a 4 dB im-
provement in SNDR, as well as stable performance across a 100°C temperature
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range. Both performance improvements were enabled by the enhanced timing
control loop with mixed-signal background calibration. Chapter 3 discusses
the implementation of our proposed gain control and mixed-signal background
calibration loop as well as the measured prototype performance.
Successive Approximation Register (SAR) ADCs are increasingly used
in advanced processes due to their highly digital nature. For medium reso-
lution ADCs that are noise-limited, however, the power consumption in the
comparator and the capacitive digital-to-analog converter (CDAC) do not scale
as well as the digital control. This is because the capacitance associated with
each of these blocks must be sized large enough to ensure adequate SNR. As
supply voltages reduce in advanced processes, the available input voltage swing
also decreases, placing even more stringent noise requirements on the CDAC
and comparator. Chapter 4 discusses the usage of digital filtering techniques
to reduce the comparator and CDAC power when the input signal is band-
limited. By applying some knowledge of the input characteristics, a prediction
filter can be designed to apply an initial guess to the SAR CDAC and reduce
the required conversion range. Our work extends previous work by enabling
prediction filtering for any band-limited input signal. Previous works have
only focused on accurate predictions for low-activity signals. The theoretical
results of this chapter are supported by modeling and simulation results of a
10-bit, 100 kS/s SAR ADC.
Chapter 5 seeks to improve the design efficiency of analog circuit de-
signers by leveraging the large compute power enabled by technology scaling.
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A new circuit sizing tool is proposed that can achieve performance comparable
to that of state-of-the-art designs in a fraction of the time required for man-
ual design. Especially in advanced processes, optimizing the circuit sizing can
be a tedious and time consuming process. By automating the sizing process,
designers can focus on more interesting architectural and system-level design
problems.
This dissertation is organized as follows. The rest of this chapter fo-
cuses on the fundamental concepts that are used throughout the rest of this
dissertation. Sec. 1.1 covers the theory of operation of pipeline ADCs. Sec.
1.2 covers the theory of operation of SAR ADCs. Chapter 2 and 3 cover
the proposed residue amplification technique for pipelined ADCS, as well as
the proposed gain control and mixed-signal background calibration loop that
ensures constant gain across PVT. Chapter 4 discusses the proposed digital
prediction technique that allows for accurate prediction of any band-limited
signal. Chapter 5 presents a new automated circuit sizing tool and some ex-
ample case studies leveraging the new tool and a new optimization algorithm
developed by another PhD student. Chapter 6 concludes the dissertation.
1.1 Pipeline ADC Operation
This section begins with an introduction to the operation of a simple
pipeline ADC. After the introduction, the operation of the Multiplying DAC
(MDAC), an important block in pipeline ADC design, is presented in detail.
This section concludes with a discussion of redundancy, a commonly used
6
method in pipeline ADC designs for reducing the offset requirements of the
sub-ADC comparators. Figure 1.1 shows an example block and timing diagram
for a pipelined ADC. By splitting up an M -bit conversion into N stages, the
maximum conversion speed can be increased to the conversion speed of a single
sub-ADC. Additionally, increasing the resolution requires only a linear increase
in hardware complexity. This is in contrast to flash and SAR ADCs, where an
increase in resolution requires an exponential increase in hardware complexity.
Each sub-ADC operates in two phases. In the first phase, the sampled residue
voltage from the preceding stage is sampled for further processing. In the
next phase, the sub-ADC performs its conversion, generates a residue voltage,
and sends that residue to the succeeding stage for further quantization. An
additional digital block collects all the outputs from the sub-ADCs, scales
them appropriately, and combines the individual outputs into a single M -bit
output. For further detail on the conversion and residue generation process,
Figure 1.2 illustrates a general two stage pipelined ADC. After the first stage
samples the input voltage during its first phase, the first stage moves into the
conversion and residue generation phase. During this phase, the coarse ADC
performs an n-bit conversion of the input. During this phase, the n-bit sub-
ADC converts the input voltage into a digital code, Dcoarse. An n-bit digital-
to-analog converter (DAC) then transforms Dcoarse to an analog voltage. The
analog output from the n-bit DAC is then subtracted from the input voltage,
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Figure 1.1: Conceptual (a) block diagram and (b) timing diagram of a pipeline
ADC
where Vref is the reference voltage of the ADC that sets the maximum full-scale
range of the ADC. The residue voltage is then amplified with a gain of G. This
amplifier is used to reduce the precision requirements of the downstream ADC.
The precision requirements on the m-bit fine ADC without an amplification

















Figure 1.2: Example two-stage pipelined ADC





where VFS is the full-scale voltage of the ADC. Without amplification, VFS of
the second stage is given by Equation 1.1. Using this value in Equ. 1.2 gives





which is equivalent to an m+ n bit ADC. With an amplification stage gain of





which reduces the precision requirement to m+n−B bits. Since the full-scale
voltage of the second stage is generally equivalent to the full-scale voltage of
the first stage, the amplification factor G sets the effective resolution of the
input to the second stage. Fig. 1.3 further illustrates the required fine ADC
decision levels with and without residue amplification. Fig. 1.3(a) shows the
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voltage transfer curve at the output of the coarse ADC, assuming a coarse
ADC resolution of 2 bits. Without residue amplification, the fine ADC deci-
sion levels need to be spaced closely to cover the reduced input range. With
residue amplification, the voltage transfer curve becomes 1.3(b), with the fine



















Figure 1.3: Voltage transfer curve at residue amplifier (a) input (b) output
designs, the subtraction and amplification stages are implemented as a single
switched capacitor device, the MDAC. Section 1.1.1 discusses the residue am-
plification operation in more depth. The second stage is sampling the output
from the MDAC while the first stage is in its amplify/hold phase. At the end of
the second stage sampling phase, the sampled voltage is quantized by an m-bit
ADC, producing Dfine. Dfine is then passed through a digital gain stage with
ideal Gd = G and combined with the coarse ADC output to produce the final
(m+B) bit digital output, Dout. Although this example is only for two stages,
this idea could be expanded to any number of arbitrary stages by adding an
MDAC with its own amplify/hold phase to the second stage and replicating
10
more stages. A high resolution ADC can be constructed from a series of low
resolution ADCs by partitioning the conversion in this manner. For a pipeline
with i stages, a latency of i− 1 cycles is introduced, but the cycle time is only
limited by the longest stage conversion time.
1.1.1 Residue Amplification
Figure 1.4 shows the first stage from Figure 1.2 with an n of one. The
sum and gain stages are replaced with an ideal MDAC model. This particular
MDAC topology is known as a non-fliparound architecture. A single-ended













Figure 1.4: Example MDAC
transconductance amplifier. For the purposes of this example, the OTA gain is
assumed to be infinite, so that the voltage difference between the two OTA in-
put terminals is zero. When the amplifier gain is less than infinity, static gain
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error is added to the MDAC output. For this reason, the closed-loop MDAC
topology generally requires open-loop amplifier gains much larger than the
desired closed loop gain. φ1 and φ2 are non-overlapping clock signals. φ1
corresponds to the sample/conversion stage and φ2 corresponds to the ampli-
fy/hold stage of the pipeline ADC. Cs is the sampling capacitors and Cf is the
feedback capacitor. For the purposes of this example, Cs has a value of 2C
and Cf has a value of C. When φ1 is active, the input voltage, Vin, is sampled
onto the sampling capacitors. The expression for the charge at node X at the
end of φ1, Qx,φ1 is:
Qx,φ1 = −2CVin (1.5)
At the end of φ1, the sub-ADC performs its conversion and connects the bot-
tom plate of Cs to ±
Vref
2




−CVres,o − CVref if Vin > 0
−CVres,o + CVref if Vin ≤ 0
(1.6)
where Vres,o is the amplified residue voltage. From charge conservation, Qx,φ1
and Qx,φ2 must be equal. Setting these quantities equal to each other and
solving for Vres,o yields:
Vres,o =

2Vin − Vref = 2(Vin −
Vref
2
) if Vin > 0
2Vin + Vref = 2(Vin +
Vref
2
) if Vin ≤ 0
(1.7)
Putting Equation 1.7 in terms of G and Vres from Figure 1.2, the voltage at
the input of the m bit ADC is:
Vres,o = 2(Vin ±
Vref
2





From Equ. 1.8, the gain is set by the ratio of Cs to Cf . Passive components
generally match each other well, so the MDAC has a well-defined gain that
should be stable across PVT, assuming the OTA provides sufficient loop gain
to minimize the static error at its inputs. Redundancy is a technique often
used in pipeline ADCs to relax comparator offset requirements. To illustrate
this, Figure 1.4 will be used. From Equations 1.1 and 1.7, the bound for the
amplified residue output is:
|Vres,o| ≤ Vref (1.9)
From this equation, it can be seen that Vres,o is bound by the full-scale input
range of the next stage ADC. Comparator offsets affect the decision levels of
the sub-ADC, causing some residue voltages to exceed Equation 1.1. This will
then cause Vres,o to exceed the input range of the next stage ADC. The use of
redundancy increases the resolution in the stage sub-ADC without increasing
the interstage MDAC gain. In this case, the effective stage resolution remains
the same, but the maximum sub-ADC decision error decreases, thus allowing
some additional headroom for comparator offsets. Most pipelined designs opt
for either 1 bit or 1/2 bit redundancy. Adding an additional bit to the stage
ADC in Figure 1.4 reduces the maximum input residue voltage by a factor of





With 1 bit redundancy, the MDAC can accommodate comparator offsets of
up to 1/2 LSB without overloading the next stage ADC.
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1.2 SAR Operation
SAR ADCs use a binary search algorithm to successively approximate
the input voltage by comparing the input sampled voltage, Vin to a DAC out-
put voltage, VDAC . In many cases, the DAC is implemented using a capacitive
charge redistribution method. Fig. 1.5 illustrates a two bit capacitive charge
redistribution SAR ADC. A single-ended version of this design is shown for
simplicity. In Fig. 1.5, the capacitor of size 2C is known as the most significant
bit (MSB) capacitor and the first C is known as the least significant bit (LSB)
capacitor. The second capacitor of size C is known as a dummy LSB capaci-
tor. The signals d1 and d0 correspond to the digital outputs from the first and
second conversion steps, respectively. The digital outputs are obtained from
the output of the comparator. From the figure, the total capacitance of this
ADC is 4C. A general expression for the total capacitance of an N bit SAR
ADC with a unit capacitance of C is:
CT = 2
N · C (1.11)
Equ. 1.11 shows that an increase in ADC resolution of 1 bit requires doubling
the sampling capacitance. To perform a conversion, the ADC first samples
the input. During this phase, the top plates of all capacitors are connected to
Vin and the bottom plates are connected to Vref . In the first conversion phase
shown in Fig. 1.5(b), the 2C capacitor is switched from Vref to 0, causing
a change in voltage at Vx of 0.5Vref . The voltage at Vx is then compared to















































Figure 1.5: (a) Example 2-bit SAR ADC (b) SAR ADC voltage waveforms
so the comparator output will be 0. Since the comparator output is 0, the
2C capacitor will be reconnected to Vref and the conversion will proceed by
changing the C capacitor from Vref to 0, causing a change on Vx of 0.25Vref .
The comparator then fires to compare the Vx to 0. Each conversion proceeds
in this manner until all bits are resolved. For an N bit ADC, N conversion
steps are required to obtain the final digital output. This serialization of the
conversion limits the achievable speed of this ADC topology. From Fig. 1.5,
the SAR ADC only requires a CDAC, a comparator, and digital logic. Most of
these blocks are digital or digital-like in nature, so they take advantage of the
area, speed, and power benefits of technology scaling. As mentioned earlier,
this fact does not hold as well for higher resolution ADCs, where the compara-
tor and CDAC noise limit the overall performance. In this case, pipeline SAR
15
ADCs are an attractive option because they reduce the accuracy requirements
of the SAR ADC to the sub-ADC resolution. This allows for large reductions
in CDAC area and power, as well as large reductions in comparator power
for noise-limited designs. The trade-off is the required residue amplification




Pipelined SAR ADC Reusing the Comparator
as Residue Amplifier
2.1 Introduction
Successive approximation register (SAR) analog-to-digital converters
(ADCs) are very popular for medium resolution (8-10 bits) applications be-
cause of their mostly digital architecture and high power efficiency. For higher
resolution at high speeds, pipelining becomes an attractive option to limit the
capacitive digital-to-analog converter (CDAC) size and reduce the number of
serial conversions per conversion cycle. The main drawback to this approach
is the requirement of residue amplification between each stage. Traditional
closed-loop residue amplifiers require large open-loop gains which are difficult
to achieve in advanced processes. Moreover, these amplifiers consume static
power, which limits the power efficiency when compared to a standard single-
stage SAR architecture.
Many recent works have proposed alternatives to traditional closed-loop
residue amplifiers. One option is to perform open-loop residue amplification,
which greatly reduces the required amplifier gain at the cost of increased non-
linearity. This approach can require complex digital calibration [17] or lin-
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earization techniques [32] and still consumes static power. Other recent works
have proposed using dynamic amplifiers, or integrators, for residue amplifica-
tion [27, 15, 24, 11]. Integrator-based amplifiers are attractive because they
achieve high power efficiency for a given input-referred noise. One drawback
of integrator-based amplifiers is that the maximum achievable gain is limited
by transistor gm/ID and the voltage supply. Recent works have attempted to
overcome this issue [24, 15], but the gain is either still limited [24], or additional
gain requires increased timing complexity [15]. Another challenging issue for
most residue amplifier architectures is the mismatch between comparator and
amplifier offsets. Offset mismatch both increases the amplifier’s input swing,
increasing non-linearity, and can cause overranging in later stage ADCs. These
effects are especially harmful in dynamic-amplifier based pipelined SAR ADCs
because 1) the linearity of dynamic amplifiers is generally much more sensitive
to input swing than closed-loop amplifiers and 2) the first-stage resolution is
generally high in order to maintain the SAR’s power efficiency and limit the
amplifier input swing, thus reducing the LSB size and the effectiveness of gain
redundancy. In general, either large devices or offset calibration techniques
must be used in order to meet the offset matching requirements.
In this paper, we propose a novel pipelined SAR architecture, shown
in Fig. 2.13. It addresses the aforementioned drawbacks of other dynamic
amplifiers without adding any hardware complexity to the traditional SAR
architecture by reusing the first-stage comparator, a strongARM latch, as a
residue amplifier. This architecture maintains the noise filtering of an integra-
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tor as in [24], while adding a high-speed positive feedback gain phase. The
achievable maximum gain is only limited by the ratio of supply voltage to
input swing and the required second-stage linearity. The gain control only re-
quires a simple tunable delay line. Since the amplifier and comparator are the
same block, no calibration for offset mismatch needs to be done to limit input
swing or prevent overranging. By properly partitioning the pipeline stages,
the first-stage residue can be kept small enough that the amplifier does not
require any non-linearity calibration.1
2.2 Residue Amplification Using a StrongARM Latch
2.2.1 Basic Operation
The schematic of the proposed residue amplifier is shown in Fig. 2.1.
The latch is very similar to that in [28], with an added current bias to improve
the common-mode rejection of the amplifier. When the clka signal is low,
the second stage SAR capacitance is disconnected from the amplifier and the
amplifier behaves as a normal comparator. When clka is high, the amplifier
transfers the residue to the second stage SAR with a gain that is proportional
to the time clka is kept high, τamp. The proposed amplifier operates in four
phases: reset, internal integration, output integration, and regeneration. Dur-
ing the reset phase, clk is low and all comparator voltages, Vop, Von, Vxp, and
1This chapter is a partial reprint of the publication: Miguel Gandara, Wenjuan Guo,
Xiyuan Tang, Long Chen, Yeonam Yoon, and Nan Sun, “A Pipelined SAR ADC Reusing
the Comparator as Residue Amplifier,” in IEEE Custom Integrated Circuits Conference







































Figure 2.2: (a) Amplifier equivalent schematic during internal integration (b)
Single-ended waveforms (c) Differential output waveform
Vxn are pulled to VDD. Internal integration starts when clk switches from 0

















Figure 2.3: (a) Amplifier equivalent schematic during output integration (b)












Figure 2.4: (a) Amplifier equivalent schematic during regeneration (b) Single-
ended waveforms (c) Differential output waveform
transient waveforms for the comparator voltages. During the internal integra-
tion phase, the differential current through M1 and M2 is integrated on the
capacitance at nodes Vxp/Vxn, Cx. Once the Vx node voltages decrease enough
to turn on transistors M3/4, the output integration phase begins. Fig. 2.3
shows the equivalent circuit and transient waveforms during this phase. The
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differential current from the input pair is integrated onto the output load CL,
the parallel combination of the second-stage DAC capacitance, Cs2, and the
comparator parasitic capacitance, Co. M3 and M4 act as cascodes during this
phase, with the Vxp/Vxn nodes following the Vop/Von nodes to maintain ade-
quate overdrive voltage to buffer the input pair current. Output integration
continues until the voltage at nodes Vop/Von drops below the threshold voltage
of PMOS transistors M5/6, at which point the regeneration phase begins. The
capacitance at the output nodes is generally much larger than the internal ca-
pacitance at the Vx nodes, so this phase is usually much longer than internal
integration and most integration gain is achieved during this phase. At the














Fig. 2.4 shows the equivalent circuit and transient waveforms during regenera-
tion. Once the PMOS devices turn on, the amplifier acts as a positive feedback
latch until clk is deasserted. At the end of the regeneration phase, the total
amplifier gain, G is
G ≈ Gint · eTregen/τ (2.2)
where Tregen is the total regeneration time and τ is the regeneration time
constant, given by
τ ≈ Cs2 + Co
gm5,6
(2.3)
Fig. 2.5 shows the amplifier gain as a function of time. An extrapolated version
of the integration gain is shown as well to highlight the speed advantage of
22
the positive feedback stage. For a gain of 32, adding positive feedback to the
amplifier increases the speed by more than two times.




















Figure 2.5: Simulated amplifier gain (with extrapolated integration curve)
2.2.2 Noise
Most amplifier noise analysis relies on the assumption that all node
voltages are in a steady state and their RMS noise does not change with
time. For dynamic circuits, this assumption does not hold, as the RMS noise
and gain are both a function of time. In order to calculate the noise for
dynamic circuits, expressions utilizing stochastic differential equations must
be used [6]. In order to calculate the amplifier noise during the integration and
regeneration stages, the time-domain noise of a common-source amplifier with
RC load during settling can first be calculated. Fig 2.6 shows the half-circuit
of a differential common-source amplifier and its noise model. I0(t) represents
the transconductance of M1 and In(t) represents the combined noise current










Figure 2.6: (a) Common-source amplifier with RC load half-circuit (b) Noise
model
(PSD) of In is




where γ is the transistor white noise factor and gm is the transconductance of






+ I0(t) + In(t) (2.5)
v(t) will have both a signal and noise component, expressed as
v(t) = S(t) +N(t) (2.6)
By separating the signal and noise components and rearranging terms, the
noise component is the stochastic differential equation






This is a form of the Langevin equation. By using the general solution of the



















where E(v20) is the initial noise voltage at v(t). If C is completely reset at the
beginning of settling, which will be the case for the proposed amplifier, the





For complete settling, t >> RC, and Equ. 2.8 reduces to
E(v2t ) =
kT (1 + γgmR)
C
(2.10)
This result matches the noise calculated from traditional PSD-based noise
analysis for completely settled circuits. Integration can be treated as a special











· (1 + γGint)
(2.11)










This equation shows that the input-referred noise improves with larger inte-
gration gain. The regeneration case is also a special case of Fig. 2.6 with






In the regeneration case, both the signal and noise power scale by G2regen so
the input-referred noise does not depend on gain. The noise models during
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integration and regeneration are combined in Fig. 2.7 to model the noise of the
proposed amplifier that combines integration and regeneration. Initially, the
switches connected to int are closed, and the noise from the input differential
pair is integrated onto C. At the end of integration, the int switches open
and the int switches close and regeneration begins. Equ. 2.11 gives the noise
at the end of the integration phase. To calculate the noise at the end of
regeneration, v20 is set to the noise at the end of the integration phase and the













For sufficiently large integrator gain, the additional noise penalty incurred
from the regeneration stage should be small, allowing for a large increase in




Figure 2.7: Noise model for proposed amplifier with integration and regener-
ation phases
The proposed amplifier was simulated across operating conditions in
order to validate the accuracy of the noise model. In Fig. 2.8, the input pair’s
Gm/ID was swept and its noise was measured. Since integration gain is linearly
proportional to Gm/ID, the noise should reduce by the square root of Gm/ID.
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The dashed blue line shows extrapolated noise calculations based on this rela-
tionship and the noise value for the maximum Gm/ID. The simulation results
generally track the calculation, and the maximum error is less than 10%. The
Figure 2.8: Proposed amplifier input-referred noise vs. Gm/ID
time-domain behavior of the amplifier’s noise was also characterized. Fig. 2.9
shows the calculated and simulated input-referred noise across amplification
time. Noise is calculated by using transient operating points and the loading
conditions of the simulated amplifier to obtain the necessary terms in Equ.
2.14. During integration, the input-referred noise decreases proportional to
√
t and once regeneration begins the input-referred noise becomes constant,
matching the expected behavior.
By adding a tail current source, the sensitivity of the amplifier’s noise to
27






























Figure 2.9: Comparison between calculated and simulated input referred noise
for the proposed amplifier
its input common-mode is greatly reduced. The addition of the current source
helps to stabilize the input pair’s Gm/ID across the input common-mode,
maintaining a relatively constant integration gain and therefore a relatively
constant input-referred noise. Fig. 2.10 plots the amplifier noise with and
without the tail current source. Without the tail current source, the noise
varies by more than two times across a 200 mV input common-mode range.
Adding the current source reduces that variation to approximately 20% over
the same input-common mode range. In high speed systems, the ADC is
typically driven by a low-impedance source follower. The output voltage of
the source follower can vary along with its threshold voltage, which can easily
vary by 200 mV across process and temperature, so the proposed amplifier’s
28
addition of a tail current source can greatly reduce the noise penalty across
input common-mode range.
Figure 2.10: Noise variation across common-mode
One key advantage of this amplifier topology is that its operation can
easily be tuned for noise and speed requirements. In the integration phase,
input-referred noise is inversely proportional to integration time, which is con-
trolled by the bias current and load capacitance [24]. In the regeneration
phase, input-referred noise is inversely proportional to load capacitance and is
attenuated by the integration gain. For low speed and low noise designs, the
integration time can be maximized by reducing the bias current. For high-
speed designs with less stringent noise requirements, the bias current can be
increased to minimize integration time. Whenever possible, the load capaci-
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tance should be minimized so that the regeneration phase can be as fast as
possible while still meeting noise requirements. For a given integration time,
the input pair’s gm/ID should be large so that the noise contribution from
the regeneration phase is minimized. By carefully controlling bias current and
load capacitance, this topology can be used across a wide range of noise and
speed requirements.
2.2.3 Linearity
The final major consideration for this amplifier topology is its linearity.
In general, the integration phase should be more linear than the regeneration
phase, since its gain changes linearly with gm, whereas the regeneration gain
changes exponentially with changes in gm. By maximizing the integrator gain,
and therefore the input pair’s Gm/ID, the linearity should also be maximized.
Fig. 2.11 plots the simulated typical corner SFDR across input pair Gm/ID
for the proposed amplifier. The general trend is that larger integration gain
results in better linearity, which matches expectation. Another system-level
consideration for the amplifier linearity is the first-stage quantizer resolution.
Larger first-stage quantizer resolution results in a smaller input swing at the
amplifier input, which results in improved amplifier linearity. Larger first-stage
quantizer resolutions also generally imply lower speed, since extra conversions
are required, so the first-stage quantizer resolution should be set to ensure
linearity targets are met without unnecessarily slowing down the conversion
speed. Fig. 2.12 plots the worst case SFDR for various first stage quantizer
30
Figure 2.11: Proposed amplifier SFDR vs. Gm/ID
resolutions and gains from 8 to 64. The dashed horizontal lines represent 6-bit
and 7-bit linearity for the black and red lines, respectively. This plot shows
that a gain of 64 will not have sufficient linearity for most pipeline designs.
The gain of 16 can easily achieve 7-bit linearity with a moderate first-stage
resolution of 6 bits. The amplifier can also feasibly achieve a gain of 32, but
it requires a first-stage resolution of 8 bits for reasonable linearity. With a
well-designed integrator stage, the proposed amplifier can achieve reasonable
linearity with only a moderate first-stage resolution.
31
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Figure 2.12: Proposed amplifier SFDR vs. input swing
2.3 Pipeline ADC Architecture
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Figure 2.13: Proposed pipeline ADC architecture and timing diagram.
The proposed amplifier from Section 2.2 was integrated into the 12-bit,
10 MS/s two-stage SAR-based pipelined ADC shown in Fig. 2.13. The first-
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stage resolution of 7 bits was chosen to reduce the amplifier input swing and
eliminate the need for gain non-linearity calibration. Both SAR sub-ADCs
use the bidirectional single-sided switching technique from [2] in order to min-
imize reference energy and reduce the required DAC capacitance. Redundant
capacitors are added to overcome the common-mode voltage shifts that occur
while using the bidirectional switching scheme. The redundant capacitors en-
sure the critical conversion cycle will happen after the common-mode voltage
shifts become small. By doing this, the offset matching between the compara-
tor operation and amplifier operation is maintained. The amount of required
redundancy is significantly reduced by the tail current source in the proposed
amplifier. Fig. 2.14(a) shows the common-mode variation across conversion
step for the bidirectional switching scheme. Fig. 2.14(b) shows the 1-sigma
offset mismatch caused by the common-mode variation for the proposed am-
plifier with and without the tail current source. Adding the tail current source
reduces the maximum offset-mismatch from 23 mV to 3 mV, a reduction of
more than 7 times. A voltage-controlled delay line (VCDL) is used to control
the amplification time and its delay is tuned to a gain of 32.
Sharing the amplifier and comparator has many benefits. First, no ad-
ditional amplifier hardware is needed to enable residue amplification, reducing
the system hardware complexity. Second, no calibration for offset mismatch
needs to be done and the comparator input pair can be sized only to meet
noise requirements without regard for offset. With standard residue ampli-
fiers, a mismatch between the amplifier and comparator offsets will cause an
33






















Common-Mode vs. Conversion Step
























Offset Mismatch vs. Conversion Step
With Tail Current
Without Tail Current
Figure 2.14: (a) Common mode variation across ADC conversion steps (b)
Offset mismatch across ADC conversion steps
increase in the input swing seen by the amplifier. This increased output swing
is especially harmful for dynamic open-loop amplifiers, where non-linearity is
usually very sensitive to input swing. In the proposed amplifier topology, the
offset seen during comparator operation and amplifier operation are the same,
so even a very large offset will have no effect on the ADC functionality. To
illustrate this point, Figure 2.15 shows the offset in comparator and ampli-
fier mode from a 10000 run Monte Carlo simulation, showing that the offsets
in both modes are almost perfectly correlated. Finally, since the amplifier
sees the much larger second-stage DAC capacitance in amplification phase,
the noise and speed can be optimized separately for comparator and amplifier
operating modes by changing the ratio of comparator parasitic capacitance to
second-stage DAC capacitance. Table 2.1 shows a comparison of important
performance parameters for the proposed amplifier when it is in comparator
and amplifier operation. When in comparator mode, the noise is only re-
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quired to match the first-stage resolution, so the comparator can work in a
high speed, high noise mode. Once the second stage DAC capacitance is con-
nected, the amplifier works in a lower speed, lower noise mode. Additionally,
Table 2.1 shows that from an energy perspective, the amplifier operation is
approximately equivalent to firing the comparator an extra two times, high-
lighting the power efficiency of the proposed amplification method. Sharing
the amplifier and comparator reduces hardware complexity, eliminates offset
calibration, and still enables separate optimization between comparator and
amplifier operating modes.





















Figure 2.15: Amplifier offset vs. comparator offset and correlation coefficient
for a 10000 point Monte Carlo simulation
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Input-Referred Noise (µVrms) 344 101
Integration Time (ns) 0.98 5.2
Regeneration Time Constant (ns) 0.19 1.8
Offset (mVrms) 10.67 10.71
Energy per Operation (fJ) 86 148
2.4 Measurement Results
The ADC described in Section 2.3 was fabricated in 130 nm CMOS
technology. Fig. 2.16 shows the die photo and layout of the chip. Capacitor
mismatch was calibrated in the foreground with a single input. For this proof
of concept, the VCDL delay was calibrated to achieve the desired gain in
the foreground with a single input, but this work could easily be extended
to place the delay-line in an interstage gain background calibration loop to
ensure robustness against process, voltage, and temperature (PVT) variation.
Fig. 2.17 shows the measured output spectrum with a Nyquist input. The
measured SNDR and SFDR at Nyquist was 63.2 dB and 75.4 dB, respectively,
leading to a 10.2-bit ENOB. The ENOB was mostly limited by the jitter of
the voltage controlled delay line. The total measured power was 280 µW, of
which 83% was digital power. Fig. 2.18 shows the power breakdown between
digital, analog, and reference power. Fig. 2.19 shows the SNDR/SFDR across
input frequency and input amplitude. The dynamic range of the ADC was
measured to be 63.9 dB. These numbers translate to a Schreier FoM of 166.4
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dB. As this work is mainly a proof of concept, much optimization is possible
to further improve the performance. Additionally, this architecture uses only
scaling-friendly components and consumes only dynamic power. Fabricating
this design in a more advanced process than 130 nm would provide significant
performance benefits. Table 2.2 shows that this prototype achieves the largest














Figure 2.16: ADC (a) die photo and (b) layout.



















fin = 4.8 MHz
SNDR = 63.2dB
SFDR = 75.4dB
































































DR = 63.9 dB
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Figure 2.19: Measured SNDR and SFDR vs. (a) input frequency and (b) input
amplitude.
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Table 2.2: Performance Comparison
[24] [27] [23] [11] This work
Process (nm) 28 40 65 90 130
Architecture Pipe SAR Pipe SAR Pipe SAR Pipeline Pipe SAR
Res. Amp Dynamic Dynamic Static Dynamic Dynamic
Architecture open-loop
Interstage Gain 16 4 16 3 32
Supply Voltage (V) 1.0/1.8 1.1 1.0/1.2 0.5/0.55 1.2
Sampling Rate (MS/s) 80 250 160 160 10
SNDR (Nyq) (dB) 66 56 66.2 38 63.2
ENOB (bit) 10.7 9.0 10.7 6.0 10.2
Power (mW) 1.5 1.7 11.1 2.43 0.28
HF Walden FoM (fJ/step) 11.5 13.2 41.6 234.0 23.7
HF Schreier FoM (dB) 170.3 164.7 164.8 143.2 166.4
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Chapter 3
A 172dB-FoM Pipelined SAR ADC Using a
Regenerative Amplifier with Self-Timed Gain
Control and Mixed-Signal Background
Calibration
3.1 Introduction
With technology scaling, open-loop dynamic integrators have become
an attractive choice for residue amplifiers of pipelined SAR ADCs [24, 27, 15,
11]. A dynamic integrator has two key merits. First, it consumes only dy-
namic power (no static power), and thus, is much more power efficient than
a traditional closed-loop amplifier. Second, it has low noise; in fact, it can be
proved that an integrator achieves the lowest noise for a given power budget.
Despite these merits, it brings challenges: 1) its maximum achievable gain is
limited by the power supply voltage and the transistor gm/ID, and is typically
less than 10; 2) it requires accurate offset calibration to match the offset of the
integrator with the SAR comparator [27, 15, 24]. Offset mismatch increases
the amplifier input swing and can cause significant linearity degradation for a
dynamic integrator, as its linearity is much more sensitive to the input swing
than a closed-loop amplifier; 3) its gain is linearly proportional to the integra-
tion time, resulting in a strict trade-off between the amplifier gain and speed.
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To address these issues, the authors proposed in Ch. 2 to reuse the strongARM
latch comparator in the SAR as a dynamic amplifier, thus removing the need
for any offset calibration between the SAR comparator and the residue am-
plifier. It also naturally combines a front-end integrator, to achieve high noise
efficiency, with a backend regenerative positive feedback stage, to attain high













Figure 3.1: Block diagram of a regenerative amplifier in Ch. 2.
Furthermore, this architecture automatically realizes load switching to
dynamically adjust the comparator noise and power. When it operates as the
SAR comparator, the load is small inverter buffers that drive the SAR logic,
and thus, is low power but high noise. When it acts as a residue amplifier, the
load is a much larger second-stage SAR input capacitor, and thus, its input
referred noise is reduced, which ensures an overall high ADC SNR.
Nevertheless, there are two critical challenges of dynamic amplifiers
that the work of Ch. 2 has not addressed: 1) the amplifier gain depends
on time, and thus, it requires an accurate and low jitter clock to control the
amplification time, but the clock generation is nontrivial and can be power
consuming; 2) the amplifier gain, relying on gm and time, is sensitive to PVT
variation. The clock requirement is especially stringent for amplifiers utilizing
regeneration Ch. 2, as the gain increases exponentially with time instead of
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linearly. In Ch. 2, a voltage-controlled delay line (VCDL) was used to control
the gain, but its high jitter caused large gain variations, resulting in ADC
SNR degradation. Moreover, the VCDL delay did not track the amplifier gain
across PVT variation. Digital background calibration can be used to sense
the analog gain variation and adjust the digital gain to match it [24]. This
technique improves ADC SNDR, but it does not address the root cause of
the problem: the amplifier gain still varies with PVT. Amplifier gain variation
causes several issues. First, extra redundancy has to be added to ensure that
the largest possible gain under PVT variation does not overload the second
pipelined stage. Second, when the amplifier gain drops, the noise contribution
from the later pipelined stages increases, causing SNR degradation that cannot
be mitigated by digital calibration. Third, the digital gain is no longer a power
of 2, requiring a tunable fractional multiplier that increases power and design
complexity. Besides digital background calibration, other techniques to tackle
gain PVT variation use interpolation [11] or replica [8], but these techniques
often require power that is comparable to the power of the dynamic amplifier.
This work introduces a low-power self-timed gain control block that
provides enhanced robustness to PVT variation. The gain control block is
combined with a mixed-signal background calibration loop. Fig. 3.2(a) shows
the ADC block diagram with the classic gain calibration, where the digital gain
is tuned to match a varying analog gain. By contrast, Fig. 3.2(b) shows the
proposed scheme, where the analog gain is tuned to match a constant digital
gain. This scheme takes advantage of the unique feature of dynamic amplifiers,
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that the gain can be adjusted simply by changing the amplification time. This
removes the need for extra redundancy to account for increased gain across
PVT, and ensures that the analog gain is always large enough to suppress
the second stage non-idealities. Additionally, it does not require a fractional
digital multiplier running at the ADC sampling rate, as the analog gain can
be maintained to be a power of 2 and the digital scaling can be accomplished
with a simple bit shift. A prototype in 130nm CMOS validates the proposed
techniques and achieves a 4 times power efficiency increase compared to Ch.
2.
This chapter is organized as follows. Sec. 3.2 describes the proposed
gain control block. Sec. 3.3 discusses the proposed mixed-signal calibration.
Sec. 3.4 describes the pipelined SAR ADC architecture with self-timed gain
control and mixed-signal calibration. Sec. 3.5 shows the measured results.1
1This chapter is a partial reprint of the publication: Miguel Gandara, Paridhi Gulati,
and Nan Sun, “A 172dB-FoM Pipelined SAR ADC Using a Regenerative Amplifier with
Self-Timed Gain Control and Mixed-Signal Background Calibration,” in IEEE Asian Solid-





































Figure 3.2: Pipelined ADC with (a) digital gain calibration (b) mixed-signal
gain calibration
3.2 Proposed Self-Timed Gain Control
Fig. 2.1 shows the schematic of the dynamic amplifier used in this work.
When clka is asserted, the comparator is configured as the residue amplifier.
Fig. 3.3 shows the amplifier output voltages during its amplification phase.
The amplifier initially integrates the differential current from M1/M2 onto Cs2
until the cross-coupled PMOS transistors turn on, at which point the amplifier
acts in positive feedback regeneration. For low-noise operation, the integration
time is generally set to be much longer than the regeneration time. For the
amplifier design used in this work, the integration time is 80% of the total
amplification time. Assuming that the differential current is small compared
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Figure 3.3: Transient output voltages of the proposed amplifier





where VTp is the threshold voltage of the cross-coupled PMOS transistors.
Since ID is controlled by a current mirror that is stable across PVT, the vari-
ation in integration time is mainly controlled by the PMOS threshold voltage.
Since the integration time dominates the overall amplification time, a gain
control block that automatically adjusts its delay based on the integration
time would provide improved PVT robustness. A tunable delay can be added
to this self-timed block in order to adjust the regeneration time to achieve
the desired gain. The tunable delay is a small percentage of the overall delay,
which reduces the overall jitter of the system.
Jitter is a key consideration for amplifiers that utilize positive feedback,
since the output is changing rapidly at the end of the amplification phase. By
multiplying the rate of change of the amplifier output during regeneration by
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where τr is the regeneration time constant and Gamp is the amplifier gain at
the end of amplification. Using Equ. 3.2, the jitter-limited SNR is






Fig. 3.4 plots the jitter-limited SNR across jitter values for the input sampling
network and for the amplifier output. The plot shows that for the same SNR,























Figure 3.4: SNR vs jitter for continuous time sampling and positive feedback-
based amplification
jitter from the VCDL in the prototype from Ch. 2 was around 45 ps, limiting
the backend ADC resolution to 4 bits. This large jitter limited the ENOB of
the prototype to 10.3 bits, much less than the designed target of 11 bits.
Fig. 3.5 shows the block diagram of the proposed system, which com-
bines a self-timed regeneration detection block that tracks the PMOS threshold
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voltage with a tunable delay that is controlled by the mixed-signal calibration
described in Sec. 3.3. Both of these functions can be realized using a single
dynamic gate, as shown in Fig. 3.6. Two of the SAR shift register outputs,
sar ph 〈1〉 and sar ph 〈2〉, are used to generate the reset signal, Pre, for a























Figure 3.6: Proposed self-timed gain control block
voltage crosses the PMOS threshold voltage, which directly tracks the inte-
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gration time across PVT. Additionally, a control voltage, Vctrl, can be applied
to the backgate of the PMOS transistors to tune the gate’s delay and thus
control the regeneration time. Since this implementation is only a single gate,
it is both low power and low jitter. The power from the proposed gain control
system increases the overall amplifier power by only 10%, compared to a 400%
increase in amplifier power from the VCDL in Ch. 2. Figure 3.7 shows the
total noise contribution from the timing control blocks for the first prototype
from Ch. 2 and from the proposed gain control block. In the first prototype
the VCDL dominated the total amplifier noise, contributing 95% of its to-
tal noise. The gain control block significantly reduces this contribution, only
contributing 1% of the total noise. By adopting this improved gain control
scheme, this work is able to achieve an increase in SNDR of 4 dB over the
prototype in Ch. 2. The gain control block is sized to ensure any mismatch in
the PMOS threshold voltages does not cause significant second-order distor-
tion in the output. The measured gain variation across temperature for the
proposed gain control block and the VCDL of Ch. 2 is compared in Fig. 3.8,
showing the significant improvement in gain tracking across temperature of







Gain Control: .07 nV2
Amplifier: 10 nV2
First prototype This Work
Amplifier: 10 nV2
Figure 3.7: Amplifier noise comparison between first prototype and second
prototype


















Figure 3.8: Measured amplifier gain vs. temperature
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3.3 Proposed Mixed-Signal Calibration
The mixed-signal calibration algorithm shown in Fig. 3.9 is used to
precisely control the gain across PVT. Similar to [19, 22], an on-chip pseudo-
random number generator (PRNG) outputs a digital dither, Rn, with a value
of ±1 that is applied to the first stage digital to analog converter (DAC) and
shifts the residue by one-half LSB of the first stage, ∆1
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Figure 3.9: Proposed mixed-signal calibration loop
of the second stage is then multiplied by Rn and averaged. The output of the




















trolled and the averaging block has a low enough bandwidth, Ge can be used
to obtain an accurate estimate of the true amplifier gain G. In order to con-
trol the gain, the sign of the gain error is applied to a mixed-signal least-mean
squares (LMS) loop that controls the backgate voltage of the gain control
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block. The effective LMS step size, µ, is controlled by the digital step size of
the loop and the voltage step of the DAC. Figure 3.10 shows the gain control
sensitivity of the backgate voltage. A 300 mV full-scale range is sufficient for
the DAC to correct the gain across all PVT conditions. Based on measurement
and simulation results, the required DAC resolution is only 7 bits, allowing
for a relatively simple DAC design. By correcting the amplifier gain in the
mixed-signal domain, the digital gain applied to the second stage can be im-
plemented as a simple shift register instead of a digital fractional multiplier
running at the ADC sampling rate.
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Figure 3.10: Measured gain vs DAC tuning voltage
The mixed-signal calibration loop is low complexity and low power. The
multiplication by Rn can be implemented with a demultiplexer/multiplexer
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and a negation block. The averager is implemented as a first order infinite
impulse response (IIR) exponential moving average filter. The output of the
averager is downsampled so that the DAC in the LMS loop runs at a much
lower frequency than the sampling frequency, allowing the DAC to be low
power. The required 7 bit DAC resolution also ensures extra power does not
need to be burned in the DAC to meet noise and lineairty requirements. The
off-chip calibration logic was synthesized and, running at low frequency, the
simulated power consumption is only 3 µW in 130nm. The on-chip PRNG
consumes an estimated 2.1 µW running at fs/8. The clock division ratio of
the PRNG was chosen to minimize the power consumption while ensuring the
low frequency noise of the dither output was not significantly increased.
3.4 Proposed Pipelined SAR ADC Architecture
Fig. 3.11 shows the architecture of the proposed pipelined SAR ADC.
The first stage resolution of 8 bits was chosen to ensure the input swing to the
amplifier with the added dither voltage would be small enough to meet the
amplifier linearity requirements for a gain of 32. Although the prototype of Ch.
2 was able to achieve a gain of 32 with only a seven bit first-stage resolution,
the SNDR of that prototype was limited by the large VCDL jitter, so the non-
linearity of the amplifier did not strongly affect the overall ADC performance.
With the reduced timing noise of this prototype, the first-stage input swing
needed to be reduced in order to meet the 6-bit linearity requirement of the
backend ADC at a gain of 32. An additional gain of 4 is achieved by capacitive
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attenuation of the reference voltage, providing one bit of redundancy for any
DAC errors and the additional dither voltage. The additional loading on the
amplifier from the capacitive attenuation also serves to reduce the amplifier
noise to the desired level. The prototype uses asynchronous clocking [5] in











































































Figure 3.11: Proposed pipeline ADC architecture and timing diagram.
In order to minimize the increased voltage swing caused by the dither
voltage, VRn , Vcm is used for the dither application. In traditional bidirectional
single-sided switching [2], the Vcm application consists of stepping down the
dummy capacitor from Vrefp to Vcm on either side of the differential DAC. The
problem with this approach is that any error in the common-mode voltage
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εVcm causes an error in the gain estimator, εGe







where Vcmi is the ideal common-mode voltage. This imposes a strict require-
ment on the common-mode voltage to ensure an accurate gain estimation. To
overcome this issue, a single dummy capacitor is instead switched from Vcm
to either Vrefp or Vrefn. In this case, the common-mode voltage error gets
canceled out in the estimation operation, so even large common-mode voltage
errors have negligible effect on the final gain estimation.
3.5 Measurement Results
Fig. 3.12 shows the prototype ADC implemented in 130nm CMOS.
Fig. 3.13 shows the measured spectrum. Fig. 3.14 shows the SNDR/SFDR
Figure 3.12: ADC die photo
across input frequency and amplitude. Fig. 3.15 shows the measured SNDR
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across temperature for the ADC with only a single foreground-calibrated point
at room temperature, and for the ADC with background calibration enabled.
The averaging filter and DAC control discussed in Sec. 3.3 was implemented
using MATLAB. With background calibration, the ADC performance stays
relatively stable from -20°C to 80°C. To show the convergence behavior, mea-
surements were taken while the temperature was increased from 25°C to 65°C
and then back to 25° C. Fig. 3.16 shows the gain across samples with and
without the background calibration enabled. Due to the latency introduced
by implementing the averaging and DAC control operations in MATLAB, the
gain does not perfectly track the change in temperature initially. However, the
number of samples required to achieve convergence is equivalent to 8 ms in the
worst case. If implemented in a real-time system, this speed should allow for
accurate tracking of environmental changes. The level of gain stability shown
in Fig. 3.16 ensures the standard deviation of the SNDR is less than 0.25
dB. Table 3.1 compares the prototype ADC performance with state-of-the-art
dynamic-amplifier based ADCs. The low-frequency Schreier FoM is 172 dB
and the Nyquist Schreier FoM is 171.2 dB, which is comparable to that of
other works fabricated in more advanced processes. Digital power comprises
64% of the total 171 µW, so fabricating this design in more advanced processes
would even further improve the power efficiency.
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fin = 0.5 MHz
SNDR = 67.3dB
SFDR = 87.8dB
Figure 3.13: Measured ADC output spectra with 32768 points.











































DR = 69.5 dB
SNDR
SFDR
Figure 3.14: Measured SNDR and SFDR vs. (a) input frequency and (b) input
amplitude.
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Foreground Cal at 25 °C
Figure 3.15: Measured SNDR vs. temperature
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Figure 3.17: (a) Measured power breakdown (b) Analog and delay line power
breakdown
Table 3.1: Performance Comparison
[24] [27] Ch. 2 [26] This work
Process (nm) 28 40 130 180 130
Architecture Pipe SAR Pipe SAR Pipe SAR Pipeline Pipe SAR
Requires OTA No No No Yes No
Requires offline calibration No Yes Yes No No
Requires offset calibration Yes Yes No No No
Requires digital fractional multiplier Yes No Yes No No
Interstage Gain 16 4 32 4 32
Supply Voltage (V) 1.0/1.8 1.1 1.2 1.3 1.2
Sampling Rate (MS/s) 80 10 10 30 10
Peak SNDR (dB) 68 62 63.2 74.2 67.3
Peak ENOB (bit) 11 10 10.2 12 10.9
SNDR (Nyq) (dB) 66 62 63.2 72 66.6
ENOB (Nyq) (bit) 10.7 10 10.2 10.7 10.8
Power (mW) 1.5 .07 0.28 6 0.17
LF Walden FoM (fJ/step) 9.1 7 23.7 48 9.2
LF Schreier FoM (dB) 172 171 166 168 172
HF Walden FoM (fJ/step) 11.5 7 23.7 61.5 9.8
HF Schreier FoM (dB) 170 171 166 166 171
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Chapter 4
Digital Filtering Techniques to Reduce SAR
ADC Dynamic Energy
4.1 Introduction
Successive Approximation Register (SAR) analog-to-digital (ADC) con-
verters have become widely used due to their energy efficiency and mostly
digital nature, which makes this architecture amenable to process scaling. In
traditional SAR ADCs, a binary search is performed to determine the out-
put digital code. In this case, an N -bit SAR ADC requires N comparisons
per sample. In applications where no assumptions can be made about the
input signal, a binary search is the most efficient algorithm. If, however,
some assumptions can be made about the input signal characteristics then
alternate search algorithms can provide improved performance and reduce ref-
erence power [31, 30, 10, 25, 9]. These techniques can help to reduce the
power consumption of two blocks that do not scale well in noise-limited de-
signs: the CDAC reference energy and the comparator power. By limiting
the CDAC switching to only a few LSBs, the reference energy can be reduced
dramatically. Additionally, by reducing the total number of comparisons, the
comparator noise can be reduced even for a noise-limited comparator.
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Most of the current research has focused on reducing the number of
comparisons for low-activity signals, e.g. signals with a small digital code
change per sample. These techniques fall into two general categories. Least-
significant bit (LSB)-first techniques begin quantization with the LSB, allowing
for a reduction of comparisons that is inversely proportional to the code change
per sample. Subranging techniques reduce the number of comparison by a fixed
amount, given that the code change per sample meets certain requirements.
An LSB-first SAR [31] applies an initial guess to the SAR digital-to-
analog converter (DAC) and converts starting from the LSB, as opposed to
the most-significant (MSB) bit in traditional SAR ADCs. Once the DAC
voltage crosses the input voltage, the conversion moves back towards the LSB.
If the initial guess is close to the input voltage, this approach can drastically
reduce the number of comparison required to digitize the input signal. Since
[31] uses an initial guess of the previous sample, it is only accurate for low
signal activity. The usable frequency range of the LSB-first approach can be
extended by utilizing a selectable starting bit (SSB) instead of always starting
conversion at the LSB [10]. This approach is effective in extending the usable
frequency range, however it is still not suitable for signals that have a high
pass characteristic.
In general, subranging SAR designs apply a guess voltage to the first
m bits of the SAR DAC, and only convert the last N − m bits. As long as
the difference between the applied voltage and the input voltage is within the
N −m bit window, the final digital value will be correct. In cases where the
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difference is larger than the N−m bit window, the subranging SAR can default
to standard N bit SAR operation. In [25], a subranging SAR ADC is built
that uses the last sample as the applied DAC voltage. As with the LSB-first
techniques, only low-activity signals will be inside the subranging window. In
[30], the usable frequency range is extended by using a first-order difference
equation for prediction instead of the last sample value. While using a first-
order difference enables a lower oversampling ratio (OSR), this algorithm will
not work well for band-pass or high-pass signals. Additionally, this design
includes error protection but does not have an error-recovery mechanism. An-
other approach reduces reference power even further by limiting switching on
the m most-significant bits (MSBs). In this case, the last DAC value for m
MSBs is saved and the MSB values are are only changed when the input volt-
age goes outside the N − m bit window [9]. This technique is only effective
when the voltage input voltage stays within the window for many samples,
which means that the input signal must change very slowly.
This work extends the previous works to other signal characteristics by
applying digital filtering principles to the prediction algorithm. This technique
allows for large reference energy reductions in signals that have high-pass and
band-pass characteristics. The only requirement on the input signal is that
its bandwidth is a fraction of the overall sampling bandwidth. In this work,
simulation results are presented for a 10-bit subranging SAR ADC that ac-
curately predicts the first five MSBs and reduces the reference energy by up
to 75% compared to a conventional SAR. By utilizing different prediction fil-
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ters, the ADC can support input signals of low-pass, band-pass, and high-pass
characteristics.
This chapter is organized as follows. Section 4.2 provides the theoretical
background for the prediction engine and discusses its implementation. Section
4.3 describes the proposed SAR ADC architecture. Section 4.4 covers the
proposed ADC implementation and simulation results.
4.2 Prediction Engine Theory of Operation
The goal of any prediction engine is to generate an estimate of the input
signal with minimum error. The expression for the prediction error, Xe, for a
given input X and estimator X̂ is
Xe[n] = X[n]− X̂ (4.1)
where X̂ is a function of the previous samples of X. For the zero-order hold
estimator of [31], the error is
Xe[n] = X[n]−X[n− 1] (4.2)
For the first order difference equation of [30], the error is
Xe[n] = X[n]− [X[n− 1] + (X[n− 1]−X[n− 2])]
= X[n]− 2 ·X[n− 1] +X[n− 2]
(4.3)
By applying the Z-transform to these prediction error equations, the frequency
response of the prediction error can be calculated. For the zero-order hold the
frequency response is
Xe(z) = X(z) · (1− z−1) (4.4)
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For the first order difference, the frequency response is
Xe(z) = X(z) · (1− z−1)2 (4.5)
Figure 4.1 shows the frequency response of the prediction error for the zero-
order hold and first order difference estimators. As expected, both estimators
create zeros in the prediction error at DC, meaning the prediction will perform
best with low-activity signals. The main advantage of the first order difference
estimator is the additional zero the difference operation adds at DC, which
extends the usable frequency range for a given error target. By viewing the























Figure 4.1: Prediction error frequency response for zero-order hold and first
order difference estimators
estimator operation as a filtering operation, more advanced prediction filters
can be utilized to extend the usable range even further. By shifting the zeros
from DC, the in-band prediction error can be further suppressed for the same
filter order. Additionally, higher filter orders can also be utilized to further
minimize the in-band prediction error. The choice of optimum zero locations
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for a given filter order can be calculated by minimizing the integral of the
squared magnitude of Equ. 4.1 with respect to its zero locations [18]. Figure
4.2 plots the prediction error magnitude over frequency for second and third-
order prediction filters with all zeros at z = 1 and zeros optimized for an input
bandwidth of fs/4. In order to ensure real filtering coefficients for all filters,
any zeros placed away from DC must be conjugate pairs. In the third-order
case, the prediction error is minimized by placing the pair of zeros closer to
the band edge than in the second-order case. This is due to the third-order
filter’s extra zero at DC, which provides extra filtering at low frequency that
is not present for the second-order filter. The optimum filter coefficients for


















Band Edge = fs/4
Zeros at origin
Optimized zeros



















Band Edge = fs/4
Zeros at origin
Optimized zeros
Figure 4.2: Frequency response for (a) second, and (b) third-order prediction
filters
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various filter orders and the expected reduction in prediction error magnitude
is summarized in Table 4.1 [18].
Table 4.1: Zero placement for minimum prediction error
Filter order Zero locations Prediction error






Treating the prediction operation as a filtering operation also opens
up the application space for prediction-based ADCs beyond only low-activity
signals. As long as the signal is sufficiently band-limited, the prediction fil-
ter’s coefficients can be modified to accurately predict signals with band-pass
or even high-pass shaped input characteristics. The process for translating
the optimum low-pass prediction filter to the optimum high-pass or band-pass
characteristic is also straightforward. In the case of high-pass shaped input
signals, the low-pass filter zeros are shifted by π radians so that all zeros are
centered around fs/2. The band-pass will always require double the number
of zeros for the same filter order as the high-pass or low-pass cases. This is
because the center frequency is no longer at 0 or π radians, so all shifted zeros
are in the positive imaginary plane. For real coefficients, an equal number
of conjugate zeros must be added, so the total number of zeros doubles. In
order to transform the low-pass zeros to band-pass zeros, the zero frequencies
are first divided by two to account for the fact that the zero frequency bisects
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the signal bandwidth. Next, two sets of zeros are created by shifting the low-
pass zeros by ω0 and −ω0, where ω0 is the band-pass signal’s center frequency.
Fig. 4.3(a) shows the pole-zero plots for an example second-order filter with
zeros optimized for a bandwidth of fs/8. Fig. 4.3(a) shows the equivalent
filter for high-pass input signals and Fig 4.3(c) shows the equivalent filter for
band-pass input signals with center frequency fs/4. With simple transforma-




































Figure 4.3: (a) Example second-order low-pass filter and its (b) high-pass and
(c) band-pass transformations
tions, our prediction ADC architecture can support any band-limited signal
characteristic, an expansion of the application space beyond previous work.
In order to evaluate the practical performance of an ADC utilizing our
prediction engine, a simple model with an 10-bit input and variable number
of predicted bits was built. For an N -bit ADC with M prediction bits, the
maximum error for the digital prediction is
|Dpred,err| < 2N−M−1 (4.6)
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As long as the prediction is within Dpred,err of the digital input, the prediction
is successful. The success rate for the zero-order hold, first order difference,
optimum second-order, and optimum third-order prediction filters is plotted
across oversampling ratio (OSR) in Fig. 4.4 for M = 5. The OSR is defined















































Figure 4.4: (a) Success rate vs OSR for various filter orders (b) Zoomed in
view
which directly translates to reduced sampling frequency and reduced power
for the same input bandwidth. The optimum second-order filter provides only
a small benefit over the first order difference, but the optimized third-order
filter can achieve the same success rate as the first order difference with half the
required OSR. In order to quantify the achievable OSR across prediction filters
and the number of predicted bits, the point at which the success rate surpasses
95% is chosen as the achievable OSR for a given prediction filter. For M = 5,
67
this corresponds to the point where the number of required comparisons is
within 10% of its theoretical minimum, so the achievable energy savings is
close to maximum. Fig. 4.5 plots the achievable OSR for filter orders between

























Figure 4.5: Achievable OSR vs filter order
order increases, since the zeros will be spaced more efficiently across the signal
bandwidth. For the third and fifth-order filters, the required sampling rate
reduces by 25% and 40% when using the optimized zero locations. For the
optimized filter, using a third-order filter reduces the required sampling rate
by 50% compared to the second-order filter. Using a fifth-order filter reduces
the required sampling rate by an additional 33%. In order to balance the
achievable sampling rate with the required filter complexity, a third-order filter
was chosen for further study. Fig. 4.6 shows the achievable OSR for different
numbers of predicted bits using third-order filtering. The optimized third-
order filter can achieve a one bit improvement in prediction accuracy for the
same OSR. This follows from the predicted error reduction of 8.5 dB given in
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Third order: zeros at origin
Third order: optimized zeros
Figure 4.6: Achievable OSR vs number of predicted bits for third-order filters
Table 4.1, which corresponds to more than a bit of error improvement. In order
to prove the efficacy of the proposed techniques for other signal characteristics,
the third-order filters were transformed for high-pass signals, and the zero-
order hold and optimized second-order filters were transformed for band-pass
signals. Fig. 4.7(a) shows the success rate across OSR for the high-pass filters,
and Fig. 4.7(b) shows the success rate across OSR for the band-pass filters.
The success rate across OSR closely matches the results for the low-pass case,
as expected. As mentioned, the band-pass filter requires a second-order and
fourth-order filter to implement the zero-order hold and optimized second-
order performance, respectively. The modeling shows that using higher-order
filters allows for dramatic reductions in the required sampling rate, and also
allows for accurate predictions across input signal characteristics.
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Third order: zeros at origin
Third order: optimized zeros











Figure 4.7: Success rate vs. OSR for (a) high pass and (b) band pass prediction
filters
4.3 Proposed SAR ADC Architecture
In this work, a subranging SAR design is used. The subranging tech-
nique was chosen mainly for its simplified control logic and for its reduced
speed penalty. For LSB-first ADCs, the worst-case number of comparisons is
2N , where N is the resolution of the ADC in bits. For a subranging ADC,
the worst-case number of comparisons is N + k, where N is the total reso-
lution of the ADC in bits and k is the number of subranged bits. Since any
useful implementation of a subranging ADC would have a subrange less than
N bits, the subranging ADC will have fewer worst-case comparisons than the
LSB-first ADC. Although this work utilizes a subranging ADC, the prediction










Figure 4.8: Schematic of capacitive DAC for an N -bit ADC with k-bit sub-
ranging
4.3.1 Capacitive DAC
Figure 4.8 shows the capacitive DAC for an N -bit prediction ADC
with k-bit subranging. For simplicity, only a single-ended DAC is shown. The
full DAC consists of two sub-DACs, the prediction DAC and the subranging
DAC. Both the prediction and subranging DACs use Vcm application on the
LSB capacitor in order to reduce the required DAC capacitance by a factor
of two [20]. The addition of a subranging DAC addresses the limitations of
the binary subranging algorithm used in [25]. In [25], the digital prediction
is directly applied to an N -bit DAC and a k-bit binary search is performed
utilizing the same DAC. As mentioned in [31], adding a binary step size to
an arbitrary initial guess can cause toggling of multiple MSB capacitors per
bit-cycle, which will increase reference power consumption. Additionally, this
scheme requires a digital adder to calculate the DAC code for each cycle. By
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Figure 4.9: Reference energy as a function of input code with a perfect initial
guess. Single DAC [25] and the proposed dual-DAC approach are shown.
adding the additional k-bit subranging DAC, the k-bit binary search can be
performed without a digital adder and without switching any MSB capacitors.
Fig. 4.9 shows the reference energy across digital codes for a 10-bit SAR
with 5-bit subranging and a perfect input guess. Even without accounting for
the additional digital complexity, adding a subranging DAC reduces reference
power by approximately 30% on average.
4.3.2 Subranging Operation
The prediction DAC is used to sample the input voltage and apply
the prediction. After sampling the input voltage, Vin, the digital prediction is
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where CN and Ck are the total capacitance for the prediction DAC and sub-
ranging DAC, respectively, and Vpred is the ideal output of the prediction DAC.
This final voltage is the error of the prediction, Verr with an additional atten-
uation factor, α, from the additional subranging capacitance. Since this error
can be positive or negative, the subranging DAC is initialized to Vref/2 so that
the DAC can increase or decrease the top-plate voltage. The signal-to-noise
ratio (SNR) of the ADC also decreases by α, so ensuring a high accuracy guess,
and thus a minimized k, is important to minimize SNR degradation.
After applying the prediction, the ADC performs a k-bit SA conversion.
The range of the subranging DAC voltage, VDAC,sub is
2k−2 − 1
2N−1 + 2k−1













Vref + εq (4.11)
where εq is the quantization noise. Equ. 4.8, 4.9, 4.10, and 4.11 can be com-
bined to express the maximum error of the digital prediction. The maximum
73
digital prediction error, Dpred,err, is given by
−2k−1 − 1 ≤ Dpred,err ≤ 2k−1 − 1 (4.12)
where quantization noise is ignored since it contributes a negligible error for
a reasonable number of predicted bits. This error range is slightly reduced
from the error range calculated in Equ. 4.6 due to the chosen method of error
detection, which is explained further in Section 4.3.3, but otherwise matches
the expected result. As long as the prediction is in range, the final digital
output is obtained by adding the digital prediction value and the digital output
from the subranging operation. In this case, the final number of comparisons
that are required is k.
4.3.3 Error Detection/Recovery
The proposed ADC uses two methods to detect prediction values that
are out of bounds. The first can be used to detect a probable prediction
error and bypass the subranging operation. The second uses the subranging
output to detect a prediction error. In both cases, a standard SAR operation
is performed and thus an error in the prediction does not cause any loss in
signal information. When the prediction filter outputs a value that exceeds the
N bit range, this is a likely indicator that the prediction is not accurate and
thus the subranging operation can be skipped entirely. Fundamentally, this
is because the out-of-band gain for prediction filters is larger than one, and
grows larger as the filter order grows. This out-of-band gain will inevitably lead
to over-ranging and therefore using the over-range indicator can help to save
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conversion cycles when the input is changing too quickly. While the over-range
indicator can help to skip unnecessary prediction cycles, it is not guaranteed
to catch all cases where the prediction error is too large for the subrange. A
simple method to detect prediction errors is to check if the subrange output
code is at its maximum or minimum. The subrange DAC will always converge
to one end of its range when the prediction error exceeds the maximum DAC
range, so slightly reducing the usable subrange codes allows for simple error
detection. For the case of a 5-bit subranging DAC removing the top and
bottom values from the subrange reduces the allowable error by only 6%.
4.4 Implementation and Simulation Results
4.4.1 Prediction filter implementation
As mentioned in Sec. 4.2, the optimized third-order filter can reduce
the required sampling rate by 50% compared to the optimized second-order
filter. Filter orders higher than third-order start to have diminishing returns,
so the optimized third-order filter is chosen for full implementation in order
to limit the complexity and filter power. The filter response is designed for an
optimum OSR of seven, which allows for large power savings across a wide OSR
range, without requiring the modifications to the filter coefficients that the
optimized third-order filter relies on. In order to compare the performance of
a third-order filter with fixed coefficients to a third-order filter that is optimized
across OSR, a full ADC model is built that accounts for the total reference
energy and total number of comparisons per cycle. Fig. 4.10 compares the
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reference energy savings and number of comparisons per cycle for the fixed
and optimized coefficient cases. The optimized coefficients provide only a 12%



































Third order: fixed coefficients
Third order: optimized zeros































le Third order: fixed coefficients
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Figure 4.10: Comparison between dynamic and static filter bandwidth vs OSR
reduction in required sampling bandwidth compared to the fixed coefficients
optimized for an OSR of 7. This means that a single high-quality prediction
filter design can be reused across a wide range of input signal characteristics,
reducing required design time. The OSR of 7 was chosen because its coefficients
can be closely approximated with fractional values that require only bit shifts
for multiplication, removing the need for any digital multiplier in the filter
implementation. The designed estimator is
X̂ = 2.875X[n− 1]− 2.875X[n− 2] +X[n− 3] (4.13)
If Xint is defined as
Xint = X[n− 1]−X[n− 2] (4.14)
then X̂ can be expressed as a function of additions and bit shifts as
X̂ = (Xint << 1)+(Xint >> 1)+(Xint >> 2)+(Xint >> 3)+X[n−1] (4.15)
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Using these coefficients, only 4 bit shifts and 5 addition operations are required.
The digital filter was designed using Verilog and synthesis tools were used to
implement the physical design. Simulation results show that the implemented
prediction filter consumes 35 nW from a 0.6 V supply running at 100 kS/s.
4.4.2 ADC implementation and simulation results
In order to further prove the effectiveness of the proposed prediction
technique, a 0.6 V, 100 kS/s, 10-bit ADC with 5 prediction bits is designed in
65 nm that utilizes the prediction filter from Sec. 4.4.1. Only simulation results
are provided for the implemented predicting ADC. The ADC uses bottom-
plate sampling and the clock booster from [4] to ensure sufficient sampling
linearity. One redundant conversion is added in the main DAC to compensate
for any dynamic errors in the CDAC when the prediction fails. The prediction
logic can be bypassed and the ADC can operate in standard 10-bit successive
approximation mode for comparison purposes. Fig. 4.11 shows the simulated
ADC output spectra with an input of 10 kHz, which corresponds to an OSR
of 5. At this OSR, the prediction success rate is only approximately 10%,
showing that the ADC can work at full performance even when the prediction
accuracy is low and many prediction errors are detected. Fig. 4.12 compares
the simulated reference energy savings and average number of comparisons
per cycle across OSR for the simulated and modeled ADC. The simulation
and model results match almost exactly, showing that a real implementation
of the prediction ADC can achieve the modeled performance from Sec. 4.2.
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fin = 9.8 kHz
SNDR = 62.2dB
SFDR = 74.8dB




















Figure 4.11: Simulated ADC output spectra with 256 points
Table 4.2 compares the power consumption when prediction is enabled and



































































Figure 4.12: Simulated and modeled (a) success rate and (b) reference energy
savings vs OSR
when it is disabled. The input frequency is sufficiently low that the success
rate of the prediction is greater than 95%. The comparator power reduction
is 55% and the reference savings is 73%. An additional 20% is saved in the
digital control logic, since fewer decisions need to be latched and less clocking
power is consumed when predictions are successful. After accounting for the
78
prediction filter power, the total power savings is still 36%. More advanced
FinFET processes will see even larger benefits, since the digital power will
reduce considerably.
Table 4.2: Power comparison for the proposed prediction ADC and a tradi-
tional ADC
Block Prediction enabled Prediction disabled Power savings (%)
power (nW) power (nW)
Prediction filter 34.8 0 0
Digital control 83.3 105.2 20.8
Reference 19 71.4 73.3
Comparator 48.4 114.9 57.9
Total 185.4 291.4 36.4
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Chapter 5
Improving Design Efficiency Through the Use
of Automated Circuit Sizing Tools
The explosion in compute power in recent years has increased interest
in exploiting advanced algorithms to automate the sizing of analog circuits
[12, 7]. Machine-learning techniques are also being applied to improve opti-
mization efficiency [14, 13, 1]. Automated sizing is attractive to designers,
as the manual optimization process can be tedious and time consuming. By
allowing the automated tool to handle the low-level sizing optimizations, de-
signers can focus on the more interesting work of defining circuit architectures
in order to meet system performance specifications. In order for circuit de-
signers to adopt an automated sizing tool, the tool must meet some minimum
specifications. First, the sizing optimization must be performed using sim-
ulation results using real SPICE models. Especially for the most advanced
processes, equation-based approaches are not sufficiently accurate to generate
robust circuit sizes for any practical circuit. Second, the optimization algo-
rithm must be able to handle a large set of specifications. Beyond standard
design metrics such as gain, settling time, and bandwidth, analog circuit de-
signers also must satisfy a large number of operating point conditions. These
specifications include device saturation margins, overdrive voltages, and area
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constraints. An optimization algorithm that can efficiently handle the entire
set of design specifications is crucial before widespread adoption will occur.
Third, the tool must be able to handle functional failures caused by poor
sizing in the early stages of optimization. Almost all analog circuits require
some time-domain simulation to calculate important design metrics such as
noise, linearity, or settling time. These transient simulations will often fail
to produce meaningful results during the early stages of optimization when
the performance metrics are far away from their desired values. If the opti-
mization tool cannot sufficiently handle these failure conditions, the designer
either needs to reduce the design space to reduce the probability of failure,
or the transient simulations need to be excessively long in order to ensure
meaningful results even when the circuit performance is poor. Either case is
not ideal from a design efficiency perspective. Fourth, the optimization tool
must be sufficiently general to support any designer use case. In the ideal
case, the designer can create their own testbench, defining all variables and
performance metrics, and supply it to the tool for optimization. Tools that
rely on fixed testbenches to test certain classes of device-under-test will not be
general enough for most practical applications. Even for a common block such
as an op-amp, the variation of important performance metrics, feedback loops
to set operating conditions, and input/output loading conditions is too wide
to make any generalized approach useful for most practical applications. Next,
any tool must integrate into the current designer workflow as seamlessly as pos-
sible. Any tool which requires special flows or scripts to create test cases will
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likely not be adopted by designers. Additionally, the optimization tool must
provide interactive data about the progress of the optimization algorithm and
the sizing results. Optimally, the designer should be able to easily import syn-
thesized sizings directly into their simulation tool of choice for fast debugging
and tweaking of circuit architectures. Finally, and probably most importantly,
the optimization tool should provide an optimized solution within a reason-
able time frame so that the designer is actually reducing time-to-market by
utilizing this tool.
In this work, we propose a circuit sizing tool that directly integrates
with widely used simulation tools, and is extendable to interface with any
simulation engine. This tool also allows the designer to directly use their
testbenches in the optimization engine, allowing for easy bring-up of new test
cases. The tool does require some simple text files to be created to describe the
design variables and constraints, but this functionality can easily be wrapped
in a GUI in order to ease the designer’s burden. The proposed tool is com-
bined with a new optimization algorithm, Efficient Surrogate Model-assisted
Sizing Method for High-performance Analog Building Blocks (ESSAB), and
the results from three test cases are provided. This work is a collaboration
with another PhD student, Ahmet Budak, that is an expert on optimization
algorithms. This chapter will focus on the author’s contribution to the work,
including the proposed tool architecture and designer considerations around
the choice of design variables and output specifications for the provided test
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cases.1
5.1 Proposed analog IC sizing tool
Fig. 5.1 shows the high-level architecture of the proposed automated
sizing tool. The optimization engine provides the bulk of the core functionality,
and it is written in MATLAB. Inside the optimization engine, the optimizer
collects all of the designer inputs, performs error checking, controls the simu-
lation engine, reads the simulation results, and interfaces with the underlying
optimization algorithm in order to create new candidate solutions and resim-
ulate them. Each individual block is designed modularly, so that they can
be interchanged for different requirements. The chosen simulation engine for
this work is Cadence, since this is the industry standard analog circuit design
product. The optimizer has a simulator abstraction layer that allows for new
simulation engines to be easily connected to support different simulator use
cases. A similar abstraction layer is used at the interface of the optimizer to
the optimization algorithm, in this case ESSAB. Any optimization algorithm
can be utilized, as long as the abstraction layer is implemented correctly in
the algorithm layer.
The designer inputs are contained in three file types. The core designer
1This chapter is a partial reprint of the publication: Ahmet Budak, Miguel Gandara,
Wei Shi, David Pan, Nan Sun, and Bo Liu, ”An Efficient Analog Circuit Sizing Method
Based on Machine Learning Assisted Global Optimization”, submitted to Transactions on
Computer-Aided Design of Integrated Circuits and Systems . I was responsible for the design

































Figure 5.1: Architecture of the proposed automatic sizing tool [29]
input is the test, which is provided by the designer in OCEAN (Open Com-
mand Environment for Analysis) format. OCEAN is the standard scripting
language used by Cadence to support text-based automation of simulations.
Although OCEAN scripts are used to interface the optimizer to the simulator,
no scripting knowledge is required of the user. Users can create their test-
benches as usual using either Analog Design Environment (ADE) or ADE-XL
with all required design variables and output parameters, and when they are
done, they can export their setups to an OCEAN script through the Cadence
GUI. The exported OCEAN script can be directly utilized by the optimizer.
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The optimizer handles all required script modifications, including updating
design variables with new candidate solutions and saving output parameters,
removing the need for any specialized knowledge from the user. Second, all
of the optimizer setup information is contained in a YAML file. The YAML
file format is chosen because of its standard format and simple syntax. Most
widely used languages feature support for reading and writing YAML files,
simplifying automation of the setup file. Eventually, the main user interface
will be a GUI which collects all of the user input and generates a YAML file
to control the optimizer. The required designer inputs are in black boxes in
Fig. 5.1, optional inputs are shown in red boxes. Algorithm settings are any
variables to control the behavior of the optimization algorithm, these will be
specific to the optimization algorithm. For ease of adoption, these variables
should be minimized by the algorithm designer and a set of standard settings
should be provided for the designer to use as a starting point. The objective
is the performance metric that the user wants to optimize. Both minimization
and maximization functions are supported. Constraints are optional param-
eters that will almost always be used for practical designs. Constraints are
additional specifications that ensure the circuit under test performs as ex-
pected. Examples of constraints include phase margin, bandwidth, settling
time, and noise. Design variables are the parameters that the optimization
algorithm adjusts in order to meet the performance specifications. Testbench
information is the set of OCEAN files that will be used for the current op-
timization. Most circuits require testing using multiple operating conditions,
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so support for multiple OCEAN scripts in a single optimization operation is
crucial for properly validating the design. The optimizer checks for consis-
tency between the objectives, constraints, and design variables specified in
the YAML file, and the actual output parameters and design variables in the
supplied OCEAN scripts, and will throw an error in case of any inconsistencies.
A final important feature of the proposed tool is the support for back-
annotation of optimization results into the designer’s ADE or ADE-XL views.
The optimizer saves all results from the current simulation run, so at any time
the designer can load a results file in MATLAB and run a command to auto-
matically backannotate the sizing for any candidate to their ADE or ADE-XL
view for further debugging. This is especially helpful during early bring-up
of test cases, since the optimizer can sometimes produce unexpected results
or highlight unknown weaknesses in the circuit design that require debug-
ging and architectural optimization. This pushbutton functionality ensures
the designer can quickly refine their test cases without having to utilize any
specialized knowledge.
5.2 Automated sizing test cases
To prove the usefulness of the proposed tool and the effectiveness of
the ESSAB optimization algorithm, three test cases are chosen. The first is
an MDAC utilizing a folded-cascode OTA. The second is a state-of-the-art
inverter stacking amplifier [21]. The third test case is a state-of-the-art dis-
tributed input voltage controlled oscillator (VCO) [16]. The last test case is
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chosen as an example of a design that relies mostly on transient or periodic
steady state (PSS) simulations for performance extraction. In general, tran-
sient simulations have a higher failure rate than DC or AC simulations, since
the transient performance can be totally different than expectation in the early
training phases. Using the VCO test case, the proposed ESSAB method can
be tested with designs that have high failure rates in the early optimization
phases.
5.2.1 MDAC utilizing a folded-cascode OTA
Fig. 5.2 shows the schematic for the folded-cascode OTA used as part
of the MDAC for this design. The design variables and their search ranges are
summarized in Table 5.1.
The sizing problem is defined as follows:
minimize Power
s.t. DC Gain ≥ 60 dB
CMRR ≥ 80 dB
PSRR ≥ 80 dB
Output Swing ≥ 2.4 V
Output Noise ≤ 3× 10−4 Vrms
Phase Margin ≥ 60 deg
Unity Gain Frequency ≥ 30 MHz
Settling Time ≤ 3× 10−8 s
Static Error ≤ 0.1%
Saturation Margins ≥ 50 mV
(5.1)
In our experiment, the following transistors are required to operate in






















































































































Figure 5.2: Schematic of the folded-cascode OTA
M18, M19, M20, M21, M22, M23, M24, M25 and M26. The total number of
specifications becomes 29.
5.2.1.1 Designer considerations
The main consideration for optimizing any OTA that will be used in a
feedback configuration is to ensure testbenches are provided that characterize
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Table 5.1: Design parameters and their ranges for the folded-cascode OTA
Parameter LB UB Parameter LB UB
L1(µm) 0.18 2 W4(µm) 0.24 150
L2(µm) 0.18 2 W5(µm) 0.24 150
L3(µm) 0.18 2 W6(µm) 0.24 150
L4(µm) 0.18 2 W7(µm) 0.24 150
L5(µm) 0.18 2 MCAP(fF ) 100 2000
L6(µm) 0.18 2 Cf(fF ) 100 10000
L7(µm) 0.18 2 N1 (integer) 1 20
W1(µm) 0.24 150 N2 (integer) 1 20
W2(µm) 0.24 150 N8 (integer) 1 20
W3(µm) 0.24 150 N9 (integer) 1 20
W: transistor width; L: transistor length; UB: upper bound; LB: lower bound
the closed-loop performance of the OTA in addition to the open-loop per-
formance. When only open-loop performance is considered, the optimization
tool will tend to oversize the input pair to maximize the gain and minimize
input-referred noise. This is especially true for cascode amplifiers, since the
input pair’s parasitics generally contribute only to the non-dominant pole of
the closed-loop amplifier, so the open-loop bandwidth can still meet design
requirements with an oversized input pair. Once an amplifier with a large
input pair is connected in capacitive feedback, as in the MDAC case, the loop
gain will degrade significantly due to the reduction in feedback factor from
the large gate parasitic of the input pair. For this reason, it’s also generally a
89
good idea to place constraints on both the open-loop and closed-loop gains, to
ensure the difference between the two cases isn’t too large. A large difference
between closed and open loop gains tends to imply some inefficiency in the
sizing of devices that can be easily overcome with some small sizing tweaks.
Although the transient settling time and static error define the true closed
loop performance of the amplifier, adding constraints for unity-gain frequency
and loop gain are helpful to guide the optimization algorithm towards the
optimum solution. These extra constraints are especially helpful early in the
optimization process, when the transient performance is so slow that invalid
results are generated from the transient simulations.
5.2.1.2 Optimization results
A typical design obtained from the optimization algorithm is shown in
Table 5.1. The corresponding performance metrics for this design are shown
in Table 5.3.
The statistical results based on ten runs are shown in Table 5.4. The
average simulation and modeling time is only 3 hours, which is a large speed-
up compared to a manual design. The automated design using ESSAB also
outperforms other optimization algorithms in terms of average, maximum, and
minimum power consumption.
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Table 5.2: A typical design obtained by ESSAB (folded-cascode)
Parameter Value Parameter Value Parameter Value
L1(µm) 1.28 L2(µm) 0.36 L3(µm) 0.18
L4(µm) 1.9 L5(µm) 0.4 L6(µm) 1.7
L7(µm) 0.48 W1(µm) 6 W2(µm) 9.6
W3(µm) 6 W4(µm) 126 W5(µm) 142
W6(µm) 40.4 W7(µm) 132 MCAP(pF ) 1.8
Cf(pF ) 1.3 N1 4 N2 5
N8 1 N9 6 Id22 (nA) 240
Id10 (nA) 80 Id13/Id14 (nA) 200 Id3/Id4 (nA) 60
Table 5.3: Performance values of a typical design obtained by ESSAB (folded-
cascode)
Power DC Gain CMRR
0.63 mW 96.5 dB 96.5 dB
PSRR Output Swing Output Noise
138.1 dB 2.69 V 2.72× 10−4Vrms
Phase Margin Unity Gain Freq. Settling Time
77 deg 34 MHz 2.5× 10−8 s
Static Error Saturation Margins
0.004% all satisfied
5.2.2 Inverter stacking amplifier
Fig. 5.3 shows the schematic for the second test case, an inverter stack-
ing amplifier. The design variables and their search ranges are summarized in
Table 5.5.
The sizing problem is defined as follows, which has 21 specifications in
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Table 5.4: Statistical results for different algorithms (folded-cascode)
Algorithm DE BO-wEI ESSAB-GP ESSAB
Success rate 10/10 2/10 10/10 10/10
Nfeasible 3600 N.A. 252 160
Min. power (mW ) 0.82 0.91 0.79 0.53
Max. power (mW ) 1.55 1.62 1.12 0.86
Mean power (mW ) 1.18 1.25 0.96 0.68
Std. power (mW ) 0.33 0.5 0.12 0.09
Modeling time (h) N.A. 29 6.5 0.4
Simulation time (h) 52 2.6 2.6 2.6
Table 5.5: Design parameters and their ranges for ISA
Parameter LB UB Parameter LB UB
L1(µm) 0.3 10 W3(µm) 0.22 40
L2(µm) 0.3 10 W4(µm) 0.22 40
L3(µm) 0.3 10 W5(µm) 0.22 40
L4(µm) 0.3 10 W6(µm) 0.22 40
L5(µm) 0.3 10 W7(µm) 0.22 40
L6(µm) 0.3 10 W8(µm) 0.28 40
L7(µm) 0.3 10 WR(µm) 0.4 40
L8(µm) 0.3 20 C CMFB(fF ) 10 30000
LR(µm) 0.3 10 Cf(fF ) 10 30000
W1(µm) 0.22 40 C in(fF ) 10 30000
W2(µm) 0.22 40 Nmain (integer) 1 100
W: transistor width; L: transistor length; UB: upper bound; LB: lower bound
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s.t. Open-loop Gain ≥ 70 dB
DC-loop Gain ≥ 40 dB
Closed-loop BW ≥ 30 kHz
PMOS-input Degeneration Gain ≥ 30 dB
NMOS-input Degeneration Gain ≥ 30 dB
Output Offset 1-sigma ≤ 1× 10−3 V
Replica CMFB Loop Gain ≥ 13 dB
Main CMFB Loop Gain ≥ 35 dB
Differential Loop Phase Margin ≥ 65 deg
Replica CMFB Loop Phase Margin ≥ 65 deg
Main CMFB Loop Phase Margin ≥ 65 deg
Closed-loop DC Gain ≥ 0 dB
Vds Mismatch main/rep c.s. ≤ 0.1
Output CM Voltage (max) ≤ 0.5 V
Output CM Voltage (min) ≥ 0.4 V
Saturation Margins ≥ 150 mV
(5.2)
5.2.2.1 Designer considerations
One major source of issues for this design was the mismatch between
the main path and the replica path that sets the bias voltage for M3 and M2
in the ISA. If the replica current is too large, the M3 and M2 will starve M5
and M6 of current, drastically reducing the output bandwidth. One method
to ensure decent matching between the main path and the replica path was
to set a constraint on the Vds mismatch of MB0 and MB1. As long as the
Vds is reasonably well-matched, the systematic current mismatch should not
be large. Additionally, an extra conservative saturation margins of 150 mV
was set so that the current sources are biased well into saturation to ensure
maximum output impedance. In this case as well, the input devices tended to
94
be oversized in order to minimize the power-noise product as much as possible.
Once the input pair is biased in the sub-threshold region, large increases in
input size are necessary to achieve small increases in gm. This design point
is non-optimal from the perspective of the loading of the driving stage and
the overall amplifier area. Although not used in the final optimization, the
maximum area can be limited by placing a lower bound on the overdrive
voltage of the input devices. This will ensure that the devices are not oversized
to achieve small improvements in input-referred noise.
5.2.2.2 Optimization results
A typical design obtained from the optimization algorithm is shown in
Table 5.6. The corresponding performance metrics for this design are shown
in Table 5.7.
Table 5.6: A typical design obtained by ESSAB (ISA)
Parameter Value Parameter Value Parameter Value
L1(µm) 1.7 W1(µm) 30.3 C CMFB(fF ) 160
L2(µm) 9.6 W2(µm) 0.8 Cf(fF ) 860
L3(µm) 2.3 W3(µm) 0.9 C in(fF ) 13600
L4(µm) 8.2 W4(µm) 37.3 Nmain (integer) 18
L5(µm) 4.2 W5(µm) 4.2 Id MB0 (nA) 288
L6(µm) 8.8 W6(µm) 2.4 Id MB1 (nA) 360
L7(µm) 9.5 W7(µm) 13.2 Id MBrep (nA) 20
L8(µm) 19 W8(µm) 1
LR(µm) 6.1 WR(µm) 24.7
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0.41 V all satisfied
The statistical results based on ten runs are shown in Table 5.8. All ten
runs outperform the simulation results of the design from [21], showing that
the optimization algorithm can outperform a manual design from an expert.
5.2.3 Distributed input VCO
The final test case is a distributed input VCO. The schematic for the
VCO is shown in Fig. 5.4. The design variables and their search ranges are
summarized in Table 5.9
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Table 5.8: Statistical results for different algorithms (ISA)
Algorithm DE BO-wEI ESSAB-GP ESSAB
Success rate 10/10 10/10 10/10 10/10
Nfeasible 1300 100 73 50
Min. noise-power
product (pWHz)
2.12 1.68 1.96 1.72
Max. noise-power
product (pWHz)
2.55 2.6 2.48 1.96
Mean noise-power
product (pWHz)
2.37 2.27 2.22 1.81
Std. noise-power
product (pWHz)
0.17 0.25 0.22 0.13
Modeling time (h) N.A. 28 6.5 0.5
Simulation time (h) 72 3.6 3.6 3.6
 Figure 5.4: Schematic of VCO
The sizing problem is defined as follows, which has 5 specifications.
minimize Noise-Power Product
s.t. Center Frequency ≥ 75 MHz
KVCO min ≥ 1.28 GHz/V
KVCO max ≤ 1.42 GHz/V
Area ≤ 300 µm2
Power ≤ 150× 10−6 W
(5.3)
97
Table 5.9: Design parameters and their ranges for VCO (VCO)
Parameters LB UB Parameters LB UB
Idc(µA) 10 75 Ltail(µm) 0.04 20
Lctrl(µm) 0.04 1 Ln(µm) 0.04 0.4
Lp(µm) 0.04 0.4 Wtail(µm) 0.12 100
Wctrl(µm) 0.12 100 Wn(µm) 0.12 100
Wp(µm) 0.12 100 Current ratio (integer) 1 20
W: transistor width; L: transistor length; UB: upper bound; LB: lower bound
5.2.3.1 Designer considerations
The main difficulty of enabling a VCO inside the optimization algo-
rithm is ensuring the convergence of the PSS simulation. In order for PSS to
converge, an initial estimate of the oscillation frequency needs to be provided
to the simulator. Since the oscillation frequency will vary significantly during
the early optimization procedure, a transient analysis needs to be run for each
candidate to obtain an estimate of the oscillation frequency and this value
needs to be used as an input to the PSS simulation. Fortunately, Cadence has
a function, calcV al, that allows an output from one test to be used as a design
variable in another test. By utilizing the calcV al functionality, the result from
the transient simulation can be provided to the PSS simulation.
5.2.3.2 Optimization results
A typical design obtained from the optimization algorithm is shown in
Table 5.10. The corresponding performance metrics for this design are shown
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in Table 5.11.
Table 5.10: A typical design obtained by ESSAB (VCO)
Parameter Value Parameter Value Parameter Value
Idc(µA) 23.7 Ltail(µm) 2.45 Lctrl(µm) 0.11
Ln(µm) 0.08 Lp(µm) 0.07 Wtail(µm) 0.64
Wctrl(µm) 6.60 Wn(µm) 0.42 Wp(µm) 1.82
Current ratio 1









The statistical results for all the reference methods are shown in Table
5.12. Due to the multiple transient-based simulations, the simulation time is
much longer than other cases. The proposed ESSAB technique outperforms
other methods in terms of absolute noise-power product and variation of re-
sults. The standard deviation of the noise power product for the ten ESSAB
runs is significantly better than other cases.
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Table 5.12: Statistical results for different algorithms (VCO)
Algorithm BO-wEI ESSAB-GP ESSAB
Success rate 3/10 10/10 10/10


















Modeling time (h) 1.1 0.2 0.05
Simulation time (h) 25 25 25
5.3 Conclusion
This chapter proposed a new automated analog sizing tool that inte-
grates well with current designer workflows. The automated sizing tool is
combined with a new optimization algorithm to produce results that outper-
form other optimization algorithms. ESSAB outperforms other methods for a
conventional MDAC design, as well as two additional state-of-the-art designs;
an inverter stacking amplifier and a distributed-input VCO. By combining
a straightforward user interface with a high performance optimization algo-
rithm, the authors’ hope to drive further adoption of automated analog sizing




This dissertation has discussed the usage of digital techniques and cir-
cuits to improve the power and design efficiency of data converters in advanced
technologies. Technology scaling has greatly improved the power efficiency of
digital circuits, however it has created a number of challenges in the design of
high precision analog and mixed-signal circuits. Device intrinsic gains continue
to decrease as process sizes shrink, creating difficulty in achieving the large
gains required for traditional closed-loop amplifier implementations. Further-
more, reduced supply voltages limit the usage of cascode amplifiers to increase
gain, resulting in extra gain stages in order to ensure high gain. These extra
gain stages require extra power consumption and contribute extra noise and
mismatch to the system. One data converter topology that has particularly
suffered is pipeline ADCs. These ADCs can achieve 12-16 bit resolutions at
high sampling speed, but they rely on accurate residue amplification between
stages to ensure sufficient dynamic range for each pipeline stage. Our work
seeks to address the scaling challenges of building high accuracy residue ampli-
fiers by introducing a new amplifier topology that leverages positive feedback
to achieve high gain. Utilizing this type of amplifier has its own downsides,
and our work seeks to address these downsides to ensure operation as accurate
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as that of a traditional closed-loop residue amplifier. The next part of our work
seeks to reduce the power consumption of the least scaling-friendly blocks in
SAR ADCs; the CDAC reference power and the comparator power. For ADCs
of 10 bits and greater, the power consumption of the CDAC and comparator is
generally limited by the noise requirements, therefore technology scaling will
not directly allow for scaling of these blocks’ power consumption. In the case
of band-limited signals, digital filtering techniques can be utilized to reduce
both the comparator and CDAC reference power. Our work extends previous
work by supporting band-limited signals of any input type, whereas previous
work only focused on low-activity signals.
The first section of this dissertation focused on improving the power
efficiency of the pipeline ADC residue amplifier by reusing the sub-ADC com-
parator as a dynamic residue amplifier. Utilizing a dynamic amplifier removes
all static power consumption from the amplifier, greatly improving its power
efficiency. By using a SAR ADC as the sub-ADC, a large first-stage resolution
can be used, allowing a small enough input swing to allow for linear operation
of the proposed amplifier. The first prototype addressed the major limitations
of previous dynamic amplifier-based works: the limited achievable gain of dy-
namic integrators and the offset mismatch betweeen comparator and amplifier.
By cascading an integrator with a high-gain positive feedback stage, our pro-
posed amplifier can achieve high gain while maintaining the noise efficiency of
integrators. Our prototype was the first to achieve a gain of 32 using dynamic
amplification. Additionally, since the amplifier hardware reuses the compara-
102
tor hardware, there is no offset mismatch between comparator and amplifier
that requires either extra area to reduce offset, or extra circuitry to correct
the offset. Both the SAR ADC and the proposed amplifier would benefit from
technology scaling. The prototype ADC was fabricated in 130 nm CMOS and
achieved an SNDR of 63.2 at a sampling rate of 10 MS/s while consuming 280
µW. The amplifier power was less than 20% of the total power, so technology
scaling would definitely improve the achievable power efficiency.
The second section of this dissertation sought to address the main lim-
itations of the first prototype. First, the timing control was power hungry,
dominating the overall amplifier power consumption, and introduced a sig-
nificant amount of noise to the amplifier, limiting the overall performance.
Second, the first prototype had a major disadvantage compared to traditional
closed-loop residue amplifier implementations: the gain varied significantly
across PVT. To help address both challenges, a low-power single-gate gain
control block was proposed. This gain control block provides PVT tracking
for the integration time, which comprises 80% of the total amplification time.
By tuning the threshold voltage of the gain control block, the amplification
time can be tuned enough to cover the variation in the remaining 20% of the
amplification time. This gain control block was combined with a low speed
and low power mixed-signal calibration loop to adjust the amplifier gain across
PVT variations. By shifting the gain control feedback from the analog domain
to the mixed-signal domain, digital filters can be used to achieve large loop
gains without the expense of achieving large loop gains in the analog domain.
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Additionally, the digital filters are inherently scaling-friendly and simple to
port to new processes, a big advantage over traditional analog feedback loops.
A prototype ADC with the enhanced gain control block and mixed-signal cal-
ibration was fabricated in 130 nm CMOS and achieved an SNDR of 67.3 dB,
a 4 dB improvement over the first prototype. The prototype also showed sta-
ble performance acrosss a temperature range of -20 to 80°C, which was only
achievable due to the addition of the mixed-signal background calibration.
Despite being fabricated in an older technology with large digital power, the
low-frequency Schreier FoM was still 172 dB, showcasing the potential benefits
of utilizing this architecture in more advanced processes.
The third section of this dissertation sought to address the main scal-
ing bottlenecks of the SAR ADC: its large reference and comparator energy
consumption for noise-limited designs. By leveraging knowledge about the sig-
nal characteristics, a starting prediction can be applied to limit the required
range of the successive approximation. This technique helps to reduce both
CDAC reference power, by switching only the LSBs of the CDAC, and the
comparator power, by reducing the total number of comparisons required per
cycle. Previous work has focused only on reducing reference power for low-
activity signals. Our work expanded the application space of prediction-based
SAR ADCs to include band-limited signals of any input characterisitc. We
achieved this by viewing the prediction problem as a filtering problem, and
applying well-known filtering techniques to minimize the total in-band error of
the prediction. Finally, the proposed dual DAC approach reduces the average
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switching energy by 30% over previous work that used only a single DAC for
prediction and subranged successive approximation. This approach also has
the advantage of a 50% reduction in the maximum speed penalty compared
to LSB-first designs. The effectiveness of the proposed technique was verified
through detailed ADC modelling, and further confirmed through the full de-
sign and simulation of an ADC leveraging the proposed prediction algorithms.
Simulation results showed a reduction in comparator power of over 50% and
a reduction in total reference power of 75%.
The final section of this dissertation sought to address the design effi-
ciency limitations of circuit sizing. A new automated circuit sizing tool was
proposed that requires minimal specialized designer knowledge, allowing for
easy adoption. By leveraging the ESSAB optimization algorithm developed
by Ahmet Budak, the proposed tool can generate circuits with performance
on par with state-of-the-art manual designs done by experts. Three test cases
were presented, an MDAC utilizing a folded-cascode OTA, a state-of-the-art
inverter stacking ISA, and a state-of-the-art distribute-input VCO. In all three
cases, the proposed circuit sizing tool is able to meet all constraints and gen-
erate a design with excellent performance.
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